AT25DF021A-DWFHT datasheet(30/59 Pages) RENESAS

30 / 59 page

DS-AT25DF021A-042 Rev. L

Page 30

8/7/23

AT25DF021A Datasheet

deasserted on uneven byte boundaries, or because the user-programmable portion of the OTP Security Register

was previously programmed.

While the device is programming the OTP Security Register, the Status Register can be read and indicates that

the device is busy. For faster throughput, it is recommended that the Status Register be polled rather than waiting

the tOTPP time to determine if the data bytes have finished programming. At some point before the OTP Security

If the device is powered-down during the OTP Security Register program cycle, then the contents of the 64-byte

user programmable portion of the OTP Security Register cannot be guaranteed and cannot be programmed

again.

The Program OTP Security Register command uses the internal 256-buffer for processing. Thus, the contents of

the buffer is altered from its previous state when this command is issued.

Figure 24. Program OTP Security Register

10.2 Read OTP Security Register

The OTP Security Register can be sequentially read in a similar fashion to the Read Array operation up to the

maximum clock frequency specified by fCLK. To read the OTP Security Register, the CS pin must first be asserted

and the opcode of 77h must be clocked into the device. After the opcode has been clocked in, the three address

bytes must be clocked in to specify the starting address location of the first byte to read within the OTP Security

output.

After the three address bytes and the dummy bytes have been clocked in, additional clock cycles result in OTP

Security Register data being output on the SO pin. When the last byte (03FFFFh) of the OTP Security Register

has been read, the device continues reading back at the beginning of the register (000000h). No delays are

incurred when wrapping around from the end of the register to the beginning of the register.

Deasserting the CS pin stops the read operation and put the SO pin into a high-impedance state. The CS pin can

be deasserted at any time and does not require that a full byte of data be read.

Figure 25. Read OTP Security Register

SCK

MSB

10011011

839

37 38

31 32

29 30

OPCODE

High-Impedance

AAA

MSB

DDDDDDDD

ADDRESS BITS A23-A0

DATA IN BYTE 1

MSB

DDDDDDDD

DATA IN BYTE n

SCK

MSB

01110111

410 11

812

31 32

29 30

OPCODE

AAAA

AAA

XXX

MSB

DDDDDDDD

ADDRESS BITS A23-A0

MSB

XXXXXX

DON'T CARE

DATA BYTE 1

High-Impedance

AT25DF021A-DWFHT датащи(PDF) 30 Page - Renesas Technology Corp

AT25DF021A-DWFHT датащи(HTML) 30 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

датащи скачать

ссылки URL