 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
L9805 датащи(PDF) 54 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9805 датащи(HTML) 54 Page - STMicroelectronics |
|
|
54 / 103 page  54/103 L9805 5.4 PWM I/O 5.4.1 Introduction The PWM I/O interface is a circuit able to connect internal logic circuits with external high voltage lines. The two interfaces represent respectively the re- ceiver and the transmitter section of a standard IS0 9141 transceiver. Connecting PWMO and PWMI together a stand- ard K bus (ISO 9141) can be realized. Voltage thresholds are referred to the battery volt- age connected to VBR pin. This pin must be used as reference for the K bus. Voltage drops between this pin and the battery line can cause thresholds mismatch between the L9805 ISO trasceiver and the counterpart trasceiver(s) connected to the same bus line. See Figure 29 for a block diagram description of the two interfaces. Figure 29. PWM I/O Block Diagram 5.4.2 PWMO PWMO is an output line, directly driven by the PWM2 output signal. The circuit translates the log- ic levels of PWM2 output to voltage levels referred to the VB supply (see Figure 29). When PWM2=0 the open drain is switched off, in the other case the PWMO line is pulled down by the open drain driv- er. PWMO is protected against short circuit to battery by a dedicated circuit that limits the current sunk by the output transistor. When the limiter is activat- ed the voltage on PWMO pin rises up. If the limiter remains active for more than 25 µs the driver is switched off. If the battery or ground connection are lost, the PWMO line shows a controlled impedance charac- teristic (see Figure 30). PWM0 is high at NRESET is asserted. Figure 30. Impedance at PWMO/I pin 5.4.3 PWMI PWMI is an input line, directly connected to PB2 bit. The circuit translates the voltage levels re- ferred to VB voltage supply to the internal logic lev- els (see Figure 29). When the voltage on PWMI VDD PWMO VDD TIMER CAPTURE INPUT PWM2 OUTPUT PB2 REGISTER BIT - + PWMI VBR Battery K bus 50K Ω 50K Ω 5 µA VK IK 14V |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
