поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AX99100QF датащи(PDF) 41 Page - ASIX Electronics Corporation

номер детали AX99100QF
подробное описание детали  PCIe to Multi I/O Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ASIX [ASIX Electronics Corporation]
домашняя страница  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX99100QF датащи(HTML) 41 Page - ASIX Electronics Corporation

Back Button AX99100QF Datasheet HTML 37Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 38Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 39Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 40Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 41Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 42Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 43Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 44Page - ASIX Electronics Corporation AX99100QF Datasheet HTML 45Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 70 page
background image
41
Copyright © 2016 ASIX Electronics Corporation. All rights reserved.
AX99100
PCIe to Multi I/O Controller
9
Local address Space 1 Enable
1: Enable the address mapping from PCIe BAR1 access to Local Address Space 1.
0: Disable the address mapping.
Hardware Default Value: 0x1
11:10
Reserved
Hardware Default Value: 0x3
12
Burst Read Enable for Local Address Space 1
1: Enable burst read access
0: Disable burst read access
Hardware Default Value: 0x1
14:13
Reserved
Hardware Default Value: 0x0
15
BAR1 Enable
1: Enable BAR1 access
0: Disable BAR1 access even offset 0x1D~0x1C, Local Bus PCIe BAR1 Range, are valid.
Hardware Default Value: 0x1
Local Address Space 1 Timing Setting (0x2F~0x2C)
Bit
Description
3:0
ALE Pulse Width (ALE_PW)
ALE pulse width cycle = (ALE_PW +1) * clock period
Hardware Default Value: 0x0
5:4
Data and Address Setup Time (DA_SET)
Address stable or ALE de-assert before RD_N or WR_N assert
Address setup time = DA_SET * clock period
Hardware Default Value: 0x0
7:6
Data and Address Hold Time (DA_HD)
Address and data de-assert after RD_N or WR_N de-assert
Address hold time = DA_HD * clock period
Hardware Default Value: 0x0
11:8
Read Access Time (RD_ACC)
For single access or burst read first cycle
Read access time = (RD_ACC + 1) * clock period
Hardware Default Value: 0x1
15:12
Burst Read Access Time (BRD_ACC)
For burst read second and late cycle
Burst read access time = (BRD_ACC + 1) * clock period
Note: BRD_ACC should large than 0x0.
Hardware Default Value: 0x1
19:16
Write Access Time (WR_ACC)
Write access time = (WR_ACC + 1) * clock period
Hardware Default Value: 0x0
23:20
Access GAP Time (AGAP)
Access back to back time = (AGAP + 1) * clock period
Hardware Default Value: 0x0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com