AX99100QF datasheet(16/70 Pages) ASIX

16 / 70 page

AX99100

PCIe to Multi I/O Controller

1.4.6

Parallel Port

Table 1-9: Parallel Port Pin Description

Parallel Port Interface

Pin Name

Type

Pin No

Pin Description

STROBEn

SPP:

O5/T/4m

Others:

O5/4m

Set active low by the host to transfer data into the input latch of the peripheral.

Data are valid while STROBEn is low.

The pin is open-drain when operation in SPP mode, otherwise, is direct drive

logic 0 or logic 1.

AUTOLFn

SPP:

O5/T/4m

Others:

O5/4m

The interpretation of this signal varies from peripheral to peripheral. Set low by

host to put some printers into auto-line feed mode

The pin is open-drain when operation in SPP mode, otherwise, is direct drive

logic 0 or logic 1.

INITn

SPP:

O5/T/4m

Others:

O5/4m

Pulsed low by the host in conjunction with IEEE 1284 Active low to reset the

interface and force a return to Compatibility Mode idle phase

The pin is open-drain when operation in SPP mode, otherwise, is direct drive

logic 0 or logic 1.

SELECTINn

SPP:

O5/T/4m

Others:

O5/4m

Set low by host to select peripheral

The pin is open-drain when operation in SPP mode, otherwise, is direct drive

logic 0 or logic 1.

PP_DIR

O5/4m

Parallel Port Data Transfer Direction Indications

ACKn

Pulsed low by the peripheral to acknowledge transfer of a data byte from the host

BUSY

Driven high by the peripheral to indicate that it is not ready to receive data

PAPEREND

Driven high by the peripheral to indicate that is has encountered an error in its

paper path. The meaning of this signal varies from peripheral to peripheral.

Peripherals shall set FAULTn low whenever PAPEREND is set high

SELECT

Set high to indicate that the peripheral is online

FAULTn

Set low by the peripheral to indicate that an error has occurred. The meaning of

this signal varies from peripheral to peripheral

DATA[7:0]

B5/4m

43, 44,

45, 46,

47, 48,

49, 50

Driven by the host in Compatibility Mode and the negotiation phase, not used in

Nibble Mode, and bidirectional in all other modes

Note: Above signals are only valid when CHIP_MODE = 010 and 001.

AX99100QF датащи(PDF) 16 Page - ASIX Electronics Corporation

AX99100QF датащи(HTML) 16 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL