| поискавой системы для электроныых деталей |
|
AX99100QF датащи(PDF) 9 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX99100QF датащи(HTML) 9 Page - ASIX Electronics Corporation |
|
9 / 70 page ![]() 9 Copyright © 2016 ASIX Electronics Corporation. All rights reserved. AX99100 PCIe to Multi I/O Controller Signal Description 1.4 Following abbreviations are used in “Type” column of following pin description tables. Note that some I/O pins with multiple signal definitions on the same pin may have different attribute in “Type” column for different signal definition. AB Analog Bi-directional I/O O5 Output, 3.3V with 5V tolerant AI Analog Input PU Internal Pull-Up (75K) AO B3 Analog Output Bi-directional I/O, 3.3V PD CU Internal Pull-Down (75K) Controllable internal Pull-Up B5 Bi-directional I/O, 3.3V with 5V tolerant P S Power and ground pin Schmitt Trigger I3 Input, 3.3V T Tri-state I5 Input, 3.3V with 5V tolerant 4m 4mA driving strength O3 Output, 3.3V 8m 8mA driving strength For example, pin 5 in AX99100 package can be RXD1 or AD3. If RXD1 is selected, its Type is I5/PU; if AD3 is selected, its Type is B5/4m. In other words, the PU (internal pull-up) only takes effect in RXD1 signal mode while AD3 signal mode doesn’t. User should refer to the table specific to desired function for exact pin type definition. The multi-function pin settings are configured by pin 54, 56 and 58 to decide the chip operating mode. Please reference to Section 3 in detailed. The following abbreviations are used in pin description tables. HWCFGEE I 2C Hardware Configuration EEPROM CHIP_MODE Chip Operating Mode, Setting by external pull the pin 54, 56 and 68 Table 1-1: Common Pin Description Common Pins Pin Name Type Pin No Pin Description TEST_MODE I5/PD 28 Test Mode enable. For normal operation, please always tie to logic low or NC. EXT_CLK I5 25 External Clock Input from external Oscillator. EXT_CLK_PDn B5 29 External Clock Power Down enable. 0: Power down external Oscillator. 1: Enable external Oscillator. Note: When external Oscillator existed, this pin should be pull down by external resistor for boot strapping latch. Otherwise, please pull-up by external resistor to indicate NO external Oscillator existed. SCL O5/T/4 m 27 I 2C Serial Clock line for I2C master controller. SCL is a tri-stateable output, which requires an external pull-up resistor. SDA B5/T/4 m 30 I 2C Serial Data line for I2C master controller. SDA is a tri-stateable output, which requires an external pull-up resistor. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |