| поискавой системы для электроныых деталей |
|
TPS2480PW датащи(PDF) 33 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPS2480PW датащи(HTML) 33 Page - Texas Instruments |
|
33 / 60 page ![]() SCL SDA t (LOW) t R t F t (HDSTA) t (HDSTA) t (HDDAT) t (BUF) t (SUDAT) t (HIGH) t (SUSTA) t (SUSTO) P S S P TPS2480 TPS2481 www.ti.com SLUS939B – APRIL 2010 – REVISED DECEMBER 2010 High-Speed I2C Mode When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing High-Speed (HS) master code 00001XXX. This transmission is made in fast (400 kbps) or standard (100 kbps) (F/S) mode at no more than 400 kbps. The TPS2480/81 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 3.4-Mbps operation. The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4 Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the TPS2480/81 to support the F/S mode. Figure 24. Table 3. FAST MODE HIGH-SPEED MODE UNITS PARAMETER MIN MAX MIN MAX f(SCL) SCL operating frequency 0.001 0.4 0.001 3.4 MHz T(BUF) Bus free time between STOP and START condition 600 160 ns T(HDSTA) Hold time after repeated START condition. After this period, 100 100 ns the first clock is generated. T(SUSTA) Repeated START condition setup time 100 100 ns T(SUSTO) STOP condition setup time 100 100 ns T(HDDAT) Data hold time 0 0 ns T(SUDAT) Data setup time 100 10 ns T(LOW) SCL clock LOW period 1300 160 ns T(HIGH) SCL clock HIGH period 600 60 ns tF Clock/data fall time 300 160 ns tR/ tR Clock/data rise time clock/data rise time for SCLK ≤ 100kHz 300/1000 160 ns/ns Power-Up Conditions Power-up conditions are caused by a software reset via the RST bit (bit 15) in the Configuration Register, or the I2C bus General Call Reset. Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 33 Product Folder Link(s): TPS2480 TPS2481 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |