поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADRV9002BBCZ датащи(PDF) 19 Page - Analog Devices

номер детали ADRV9002BBCZ
подробное описание детали  Dual Narrow-Band and Wideband RF Transceiver
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADRV9002BBCZ датащи(HTML) 19 Page - Analog Devices

Back Button ADRV9002BBCZ Datasheet HTML 15Page - Analog Devices ADRV9002BBCZ Datasheet HTML 16Page - Analog Devices ADRV9002BBCZ Datasheet HTML 17Page - Analog Devices ADRV9002BBCZ Datasheet HTML 18Page - Analog Devices ADRV9002BBCZ Datasheet HTML 19Page - Analog Devices ADRV9002BBCZ Datasheet HTML 20Page - Analog Devices ADRV9002BBCZ Datasheet HTML 21Page - Analog Devices ADRV9002BBCZ Datasheet HTML 22Page - Analog Devices ADRV9002BBCZ Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 100 page
background image
Data Sheet
ADRV9002
SPECIFICATIONS
analog.com
Rev. A | 19 of 100
Table 12.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
tHC
0
ns
Last SPI_CLK falling edge to SPI_EN hold
tS
2
ns
SPI_DIO data input setup to SPI_CLK
tH
0
ns
SPI_DIO data input hold to SPI_CLK
tCO
3
15
ns
SPI_CLK falling edge to output data delay (3-wire mode)
3
10
ns
SPI_CLK falling edge to output data delay (4-wire mode)
tHZM
tH
tCO
ns
Bus turnaround time after the baseband processor drives the
last address bit
tHZS
0
tCO
ns
Bus turnaround time after the ADRV9002 drives the last
address bit, not shown in Figure 2
DIGITAL TIMING1
TX1_ENABLE or TX2_ENABLE Pulse Width
10
µs
RX1_ENABLE or RX2_ENABLE Pulse Width
10
µs
TX1_ENABLE or TX2_ENABLE Valid Data
2
µs
RX1_ENABLE or RX2_ENABLE Valid Data
2
µs
DIGITAL DATA TIMING (LVDS SSI)
Zero on-chip lane skew and an adjustable delay of ±300 ps
available per lane
TXx_DCLK_IN±, RXx_DCLK_OUT± and
TXx_DCLK_OUT± Clock Period
2
ns
500 MHz
TXx_DCLK_IN±, RXx_DCLK_OUT± and
TXx_DCLK_OUT± Pulse Width
1
ns
Transmitter Data
TXx_IDATA_IN± or TXx_QDATA_IN or
TXx_STROBE_IN± Setup to TXx_DCLK_IN±
0.22
ns
TXx_IDATA_IN± or TXx_QDATA_IN± or
TXx_STROBE_IN± Hold to TXx_DCLK_IN±
0.39
ns
Receiver Data
RXx_DCLK_OUT± to RXx_IDATA_OUT± or
RXx_QDATA_OUT± or RXx_STROBE_OUT± Delay
0.2
ns
DC-coupled
DIGITAL DATA TIMING (CMOS-SSI)
TXx_DCLK_IN±, RXx_DCLK_OUT± and
TXx_DCLK_OUT± Clock Period
12.5
ns
80 MHz
TXx_DCLK_IN±, RXx_DCLK_OUT± and
TXx_DCLK_OUT± Pulse Width
6.25
ns
Transmitter Data
TXx_DATA_IN± or TXx_STROBE_IN± Setup to
TXx_DCLK_IN±
2
ns
TXx_DATA_IN± or TXx_STROBE_IN± Hold to
TXx_DCLK_IN±
2
ns
Receiver Data
RXx_DCLK_OUT± to RXx_DATA_OUT± or
RXx_STROBE_OUT± Delay
4.5
ns
DC-coupled
MULTICHIP SYNCHRONIZATION (MCS) TIMING
LVDS Setup
0.62
ns
LVDS Hold
0
ns
CMOS Setup
1
ns
CMOS Hold
3
ns
1 TX1_ENABLE, TX2_ENABLE, RX1_ENABLE, and RX2_ENABLE are the channel enabling and disabling signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com