поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8280 датащи(PDF) 174 Page - Freescale Semiconductor, Inc

номер детали MPC8280
подробное описание детали  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 174 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 170Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 171Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 172Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 173Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 174Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 175Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 176Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 177Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 178Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 174 / 1386 page
background image
System Interface Unit (SIU)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
4-2
Freescale Semiconductor
The system configuration and protection functions provide various monitors and timers, including the bus
monitor, software watchdog timer, periodic interrupt timer, and time counter. The clock synthesizer
generates the clock signals used by the SIU and other MPC8280 modules. The SIU clocking scheme
supports stop and normal modes.
The 60x bus interface is a standard pipelined bus. The MPC8280 allows external bus masters to request
and obtain system bus mastership. Chapter 8, “The 60x Bus,” describes bus operation, but 60x bus
configuration is explained in this section.
The memory controller module, described in Chapter 11, “Memory Controller,” provides a seamless
interface to many types of memory devices and peripherals. It supports up to twelve memory banks, each
with its own device and timing attributes. The PCI interface enables the use of standard peripherals.
The MPC8280’s implementation supports circuit board test strategies through a user- accessible test logic
that is fully compliant with the IEEE 1149.1 test access port.
4.1
System Configuration and Protection
The MPC8280 incorporates many system functions that normally must be provided in external circuits. In
addition, it is designed to provide maximum system safeguards against hardware and/or software faults.
Table 4-1 describes functions provided in the system configuration and protection submodule.
Table 4-1. System Configuration and Protection Functions
Function
Description
System
configuration
The SIU allows the user to configure the system according to the particular requirements. The functions
include control of parity checking and part and mask number constants.
60x bus
monitor
Monitors the transfer acknowledge (TA) and address acknowledge (AACK) response time for all bus
accesses initiated by internal or external masters. TEA is asserted if the TA/AACK response limit is
exceeded. This function can be disabled if needed.
Local bus
monitor
Monitors transfers between local bus internal masters and local bus slaves. An internal TEA assertion
occurs if the transfer time limit is exceeded. This function can be disabled.
Software
watchdog
timer
Asserts a reset or NMI interrupt, selected by the system protection control register (SYPCR) if the
software fails to service the software watchdog timer for a certain period of time (for example, because
software is lost or trapped in a loop). After a system reset, this function is enabled, selects a maximum
time-out period, and asserts a system reset if the time-out is reached. The software watchdog timer can
be disabled or its time-out period may be changed in the SYPCR. Once the SYPCR is written, it cannot
be written again until a system reset. For more information, see Section 4.1.5, “Software Watchdog
Timer.”
Periodic
interrupt
timer (PIT)
Generates periodic interrupts for use with a real-time operating system or the application software. The
periodic interrupt timer (PIT) is clocked by the timersclk clock, providing a period from 122 µs to
8 seconds. The PIT function can be disabled if needed. See Section 4.1.4, “Periodic Interrupt Timer
(PIT).”
Time
counter
Provides a time-of-day information to the operating system/application software. It is composed of a
45-bit counter and an alarm register. A maskable interrupt is generated when the counter reaches the
value programmed in the alarm register. The time counter (TMCNT) is clocked by the timersclk clock.
See Section 4.1.3, “Time Counter (TMCNT).”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com