CS42448 datasheet(43/64 Pages) CIRRUS

43 / 64 page

DS648F2

CS42448

6.4

Functional Mode (Address 03h)

6.4.1

DAC Functional Mode (DAC_FM[1:0])

Default = 11

Master Mode

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 200 kHz sample rates)

Slave Mode

11 - (Auto-detect sample rates)

Function:

Selects the required range of sample rates for the DAC serial port.

6.4.2

ADC Functional Mode (ADC_FM[1:0])

Default = 11

Master Mode

00 - Single-Speed Mode (4 to 50 kHz sample rates)

01 - Double-Speed Mode (50 to 100 kHz sample rates)

10 - Quad-Speed Mode (100 to 200 kHz sample rates)

Slave Mode

11 - (Auto-detect sample rates)

Function:

Selects the required range of sample rates for the ADC serial port.

6.4.3

MCLK Frequency (MFREQ[2:0])

Default = 000

Function:

Sets the appropriate frequency for the supplied MCLK. For TDM and OLM #2 operation, ADC/DAC_SCLK

must equal 256Fs. For OLM #1 operation, ADC/DAC_SCLK must equal 128Fs. MCLK can be equal to or

greater than the higher frequency of ADC_SCLK or DAC_SCLK.

432

DAC_FM1

DAC_FM0

ADC_FM1

ADC_FM0

MFreq2

MFreq1

MFreq0

Reserved

Ratio (xFs)

MFreq2

MFreq1

MFreq0

Description

SSM

DSM

QSM

1.0290 MHz to 12.8000 MHz

256

128

1.5360 MHz to 19.2000 MHz

384

192

2.0480 MHz to 25.6000 MHz

512

256

128

3.0720 MHz to 38.4000 MHz

768

384

192

4.0960 MHz to 51.2000 MHz

1024

512

256

Table 10. MCLK Frequency Settings for I

²S, Left and Right Justified Interface Formats

CS42448 датащи(PDF) 43 Page - Cirrus Logic

CS42448 датащи(HTML) 43 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

датащи скачать

ссылки URL