поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8804 датащи(PDF) 7 Page - Wolfson Microelectronics plc

номер детали WM8804
подробное описание детали  1:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8804 датащи(HTML) 7 Page - Wolfson Microelectronics plc

Back Button WM8804 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 11Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 66 page
background image
Production Data
WM8804
w
PD Rev 4.1 September 2007
7
MASTER CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 Slave Mode MCLK Timing Requirements
Test Conditions
PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information – Slave Mode
MCLK System clock cycle time
tMCLKY
27
ns
MCLK System clock pulse width high
tMCLKH
11
ns
MCLK System clock pulse width low
tMLCKL
11
ns
MCLK Duty cycle
40:60
60:40
%
Table 1 Master Clock Timing Requirements
DIGITAL AUDIO INTERFACE – MASTER MODE
BCLK
DOUT
LRCLK
t
DL
DIN
t
DDA
t
DHT
t
DST
Figure 2 Digital Audio Data Timing – Master Mode
Test Conditions
PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25
oC, fs = 48kHz, MCLK = 256fs unless stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
LRCLK propagation delay from
BCLK falling edge
tDL
0
10
ns
DOUT propagation delay from
BCLK falling edge
tDDA
0
10
ns
DIN setup time to BCLK rising
edge
tDST
10
ns
DIN hold time from BCLK rising
edge
tDHT
10
ns
Table 2 Digital Audio Data Timing – Master Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com