| поискавой системы для электроныых деталей |
|
WM8804 датащи(PDF) 7 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8804 датащи(HTML) 7 Page - Wolfson Microelectronics plc |
|
7 / 66 page ![]() Production Data WM8804 w PD Rev 4.1 September 2007 7 MASTER CLOCK TIMING MCLK t MCLKL t MCLKH t MCLKY Figure 1 Slave Mode MCLK Timing Requirements Test Conditions PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25 oC, fs = 48kHz, MCLK = 256fs unless stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information – Slave Mode MCLK System clock cycle time tMCLKY 27 ns MCLK System clock pulse width high tMCLKH 11 ns MCLK System clock pulse width low tMLCKL 11 ns MCLK Duty cycle 40:60 60:40 % Table 1 Master Clock Timing Requirements DIGITAL AUDIO INTERFACE – MASTER MODE BCLK DOUT LRCLK t DL DIN t DDA t DHT t DST Figure 2 Digital Audio Data Timing – Master Mode Test Conditions PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25 oC, fs = 48kHz, MCLK = 256fs unless stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Audio Data Input Timing Information LRCLK propagation delay from BCLK falling edge tDL 0 10 ns DOUT propagation delay from BCLK falling edge tDDA 0 10 ns DIN setup time to BCLK rising edge tDST 10 ns DIN hold time from BCLK rising edge tDHT 10 ns Table 2 Digital Audio Data Timing – Master Mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |