поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8804 датащи(PDF) 53 Page - Wolfson Microelectronics plc

номер детали WM8804
подробное описание детали  1:1 Digital Interface Transceiver with PLL
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8804 датащи(HTML) 53 Page - Wolfson Microelectronics plc

Back Button WM8804 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 52Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 53Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 54Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 55Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 56Page - Wolfson Microelectronics plc WM8804 Datasheet HTML 57Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 66 page
background image
Production Data
WM8804
w
PD Rev 4.1 September 2007
53
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R00
RST/DEVID1
00h
7:0
RESET
-
Writing to this register will apply a reset to the
device.
Reading from this register will return the
second part of the device ID
00000101 = 05h
R01
DEVID2
01h
(read only)
7:0
DEVID2
10001000
Reading from this register will return the first
part of the device ID
10001000 = 88h
R02
DEVREV
02h
3:0
DEVREV[3:0]
-
R3
PLL1
03h
7:0
PLL_K[7:0]
00100001
R4
PLL2
04h
7:0
PLL_K[15:8]
11111101
R5
PLL3
05h
5:0
PLL_K[21:16]
00110110
Fractional (K) part of PLL frequency ratio (R).
Value K is one 22-digit binary number spread
over registers R3, R4 and R5 as shown.
Note: PLL_K must be set to specific values
when the S/PDIF receiver is used. Refer to
S/PDIF Receiver clocking section for
details.
3:0
PLL_N[3:0]
0111
Integer (N) part of PLL frequency ratio (R).
Use values in the range 5 ≤ PLL_N ≤ 13 as
close as possible to 8
Note: PLL_N must be set to specific values
when the S/PDIF receiver is used. Refer to
S/PDIF Receiver clocking section for
details.
4
PRESCALE
0
PLL Pre-scale Divider Select
0 = Divide by 1 (PLL input clock = oscillator
clock)
1 = Divide by 2 (PLL input clock = oscillator
clock
÷ 2)
5
TXVAL_SF0
0
Overwrite Mode S/PDIF Transmitter Validity
Sub-Frame 0
0 = transmit validity = 0
1 = transmit validity = 1
6
TXVAL_SF1
0
Overwrite Mode S/PDIF Transmitter Validity
Sub-Frame 1
0 = transmit validity = 0
1 = transmit validity = 1
R6
PLL4
06h
7
TXVAL_
OVWR
0
S/PDIF Transmitter Validity Overwrite Mode
Enable
0 = disabled, validity bit is 0 when the S/PDIF
transmitter sources PCM audio interface, or it
matches the S/PDIF input validity when the
S/PDIF transmitter sources the S/PDIF
receiver.
1 = enabled, validity bit transmitted for
subframe 0 is defined by TXVAL_SF0, validity
bit transmitted for subframe 1 is defined by
TXVAL_SF1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com