SC28L92 datasheet(25/44 Pages) PHILIPS

25 / 44 page

Philips Semiconductors

Product specification

SC28L92

3.3V–5.0V Dual Universal Asynchronous

Receiver/Transmitter (DUART)

2000 Jan 21

This feature can be used to automatically terminate the transmission

of a message as follows (“line turnaround”):

1. Program auto-reset mode: MR2A[5] = 1.

2. Enable transmitter.

3. Asset RTSAN: OPR[0] = 1.

4. Send message.

5. Disable transmitter after the last character is loaded into the

Channel A TxFIFO.

6. The last character will be transmitted and OPR[0] will be reset one

bit time after the last stop bit, causing RTSAN to be negated.

MR2A[4]—Channel A Clear-to-Send Control

If this bit is 0, CTSAN has no effect on the transmitter. If this bit is a

1, the transmitter checks the state of CTSAN (IPO) each time it is

ready to send a character. If IPO is asserted (Low), the character is

transmitted. If it is negated (High), the TxDA output remains in the

marking state and the transmission is delayed until CTSAN goes

low. Changes in CTSAN while a character is being transmitted do

not affect the transmission of that character..

MR2A[3:0]—Channel A Stop Bit Length Select

This field programs the length of the stop bit appended to the

transmitted character. Stop bit lengths of 9/16 to 1 and 1-9/16 to 2

bits, in increments of 1/16 bit, can be programmed for character

lengths of 6, 7, and 8 bits. For a character lengths of 5 bits, 1-1/16 to

2 stop bits can be programmed in increments of 1/16 bit. In all

cases, the receiver only checks for a ‘mark’ condition at the center

of the stop bit position (one half-bit time after the last data bit, or

after the parity bit if enabled is sampled).

If an external 1X clock is used for the transmitter, then MR2A[3] = 0

selects one stop bit and MR2A[3] = 1 selects two stop bits to be

transmitted.

MR0B—Channel B Mode Register 0

MR0B is accessed when the Channel B MR pointer points to MR1.

The pointer is set to MR0 by RESET or by a ‘set pointer’ command

applied via CRB. After reading or writing MR0B, the pointer will point

to MR1B.

The bit definitions for this register are identical to MR0A, except that

all control actions apply to the Channel B receiver and transmitter

and the corresponding inputs and outputs. MR0B[3:0] are reserved.

MR1B—Channel B Mode Register 1

MR1B is accessed when the Channel B MR pointer points to MR1.

The pointer is set to MR1 by RESET or by a ‘set pointer’ command

applied via CRB. After reading or writing MR1B, the pointer will point

to MR2B.

The bit definitions for this register are identical to MR1A, except that

all control actions apply to the Channel B receiver and transmitter

and the corresponding inputs and outputs.

MR2B—Channel B Mode Register 2

MR2B is accessed when the Channel B MR pointer points to MR2,

which occurs after any access to MR1B. Accesses to MR2B do not

change the pointer.

The bit definitions for mode register are identical to the bit definitions

for MR2A, except that all control actions apply to the Channel B

receiver and transmitter and the corresponding inputs and outputs.

SC28L92 датащи(PDF) 25 Page - NXP Semiconductors

SC28L92 датащи(HTML) 25 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

датащи скачать

ссылки URL