S71GS256 datasheet(67/195 Pages) SPANSION

67 / 195 page

December 15, 2004 S29GLxxxN_MCP_A1

S29GLxxxN MirrorBitTM Flash Family

Ad vance

Info rmat i o n

address that is either in the read or erase-suspend-read mode. The autoselect

command may not be written while the device is actively programming or

erasing.

The autoselect command sequence is initiated by first writing two unlock cycles.

This is followed by a third write cycle that contains the autoselect command. The

device then enters the autoselect mode. The system may read at any address any

number of times without initiating another autoselect command sequence:

A read cycle at address XX00h returns the manufacturer code.

Three read cycles at addresses 01h, 0Eh, and 0Fh return the device code.

A read cycle to an address containing a sector address (SA), and the address

02h on A7–A0 in word mode returns 01h if the sector is protected, or 00h if

it is unprotected.

The system must write the reset command to return to the read mode (or erase-

suspend-read mode if the device was previously in Erase Suspend).

Enter Secured Silicon Sector/Exit Secured Silicon

Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing an 8-

word/16-byte random Electronic Serial Number (ESN). The system can access

the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon

Sector command sequence. The device continues to access the Secured Silicon

Sector region until the system issues the four-cycle Exit Secured Silicon Sector

command sequence. The Exit Secured Silicon Sector command sequence returns

the device to normal operation. Table 12 shows the address and data require-

ments for both command sequences. See also “Secured Silicon Sector Flash

Memory Region” for further information. Note that the ACC function and unlock

bypass modes are not available when the Secured Silicon Sector is enabled.

Word Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is

initiated by writing two unlock write cycles, followed by the program set-up com-

mand. The program address and data are written next, which in turn initiate the

Embedded Program algorithm. The system is not required to provide further con-

trols or timings. The device automatically provides internally generated program

pulses and verifies the programmed cell margin. Table 12 shows the address and

data requirements for the word program command sequence.

When the Embedded Program algorithm is complete, the device then returns to

the read mode and addresses are no longer latched. The system can determine

the status of the program operation by using DQ7 or DQ6. Refer to the Write Op-

eration Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm

are ignored. Note that the Secured Silicon Sector, autoselect, and CFI

functions are unavailable when a program operation is in progress. Note

that a hardware reset immediately terminates the program operation. The pro-

gram command sequence should be reinitiated once the device has returned to

the read mode, to ensure data integrity.

Programming is allowed in any sequence of address locations and across sector

boundaries. Programming to the same word address multiple times without in-

tervening erases (incremental bit programming) requires a modified

programming method. For such application requirements, please contact your

S71GS256 датащи(PDF) 67 Page - SPANSION

S71GS256 датащи(HTML) 67 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL