| поискавой системы для электроныых деталей |
|
ADF7021 датащи(PDF) 25 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF7021 датащи(HTML) 25 Page - Analog Devices |
|
25 / 44 page ![]() Preliminary Technical Data ADF7021 Rev. PrI | Page 25 of 44 2.0mA 3.65mA 14mA TIME REG. READY t1 WR1 t3 t2 VCO t4 WR3 t5 WR0 t6 WR4 t7 11mA TO 30mA tOFF tON XTAL t0 TRANSMIT DATA t15 Figure 27. Tx Programming Sequence and Timing Diagram Table 14. Power-Up Sequence Description Parameter Value Description/Notes Signal to Monitor T0 2 ms typ Crystal starts power-up after CE is brought high. This typically depends on the specified crystal type and load capacitance. CLKOUT T1 10 μs Time for regulator to power up. The serial interface can be written to after this time. MUXOUT T2 1ms typ Variable delay that depends on XTAL settling and VCO settling. Should be set so that VCO and XTAL finish settling at the same time, thus minimizing current consumption. T3, T5,T6, T7, T9, T10 32 × 1/SPI_CLK Time to write to a single register. Maximum SPI_CLK is 25 MHz. T4 1 ms The VCO can power up in parallel with the crystal. This depends on the CVCO capacitance value used. A value of 22 nF is recommended as a trade-off between phase noise performance and power-up time. CVCO pin T8 3.2 ms IF filter coarse and fine calibration times. A coarse calibration typically takes 200 μs, while a fine calibration typically takes 3 ms (see the settings in the Register 7—Readback Setup Register section). T11 150 μs This depends on the number of gain changes the AGC loop needs to cycle through and AGC settings programmed. This is described in more detail in the AGC Information and Timing section. Analog RSSI on TEST_A pin (available by writing 0x0B00 000F) T12 5 × Bit_Period This is the time for the clock and data recovery circuit to settle. This typically requires 5-bit transitions to acquire sync and is usually covered by the preamble. T13 20 × Bit_Period This is the time for the automatic frequency control circuit to settle. This typically requires 16-bit transitions to acquire lock and is usually covered by an appropriate length preamble. T14, T15 Packet length Number of bits in payload by the bit period. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |