поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

25CSM04T-I/MF датащи(PDF) 37 Page - Microchip Technology

номер детали 25CSM04T-I/MF
подробное описание детали  4-Mbit SPI Serial EEPROM with 128-Bit Serial Number and Enhanced Write Protection
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

25CSM04T-I/MF датащи(HTML) 37 Page - Microchip Technology

Back Button 25CSM04T-I/MF Datasheet HTML 33Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 34Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 35Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 36Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 37Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 38Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 39Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 40Page - Microchip Technology 25CSM04T-I/MF Datasheet HTML 41Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 55 page
background image
 2019-2022 Microchip Technology Inc. and its subsidiares
DS20005817D-page 37
25CSM04
10.1.4
ADDRESS LOCATION OF THE
MEMORY PARTITION REGISTERS
When attempting to access any of the device’s eight
MPRs, the address of each MPR is embedded in bit
position A18:A16 of the 24-bit address sent to the
device.
The remaining 21 address bits (A23-A19 and A15-A0)
are ignored. Table 10-3 depicts the values needed to
be sent in the A18 through A16 positions.
10.2
Writing to the Memory Partition
Registers
10.2.1
MEMORY PARTITION REGISTER
WRITE ENABLE (PRWE)
Prior to any write sequence to protect an address
boundary, or FRZR instruction, the WEL and PREL bits
in the STATUS register must be set to ‘1’. This is
accomplished by first sending a WREN (06h) instruction,
(see Section 6.1.3 “Write Enable Latch”) followed by
a PRWE (07h) instruction, as shown in Figure 10-3.
Once both bits are set to ‘1’, the MPRs can be
programmed with the WMPR instruction, the Partition
Endpoint Addresses can be set with the PPAB
instruction, or the contents of all MPRs can be
permanently locked with the FRZR instruction. Upon
completion of any of these instructions, the PREL and
WEL bits are automatically reset to logic ‘0’.
FIGURE 10-3:
PARTITION REGISTER WRITE ENABLE (PRWE) INSTRUCTION
TABLE 10-3:
MEMORY PARTITION
REGISTER ADDRESS
LOCATION
Memory Partition
Register Number
A18
A17
A16
MPR0
00
0
MPR1
00
1
MPR2
01
0
MPR3
01
1
MPR4
10
0
MPR5
10
1
MPR6
11
0
MPR7
11
1
SCK
0
234
567
1
High-Impedance
SO
CS
SI
PRWE Opcode (07h)
0
000
0
1
1
1
MSb



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com