поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ATAR080 датащи(PDF) 44 Page - ATMEL Corporation

номер детали ATAR080
подробное описание детали  Low-current Microcontroller for Wireless Communication
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATAR080 датащи(HTML) 44 Page - ATMEL Corporation

Back Button ATAR080 Datasheet HTML 40Page - ATMEL Corporation ATAR080 Datasheet HTML 41Page - ATMEL Corporation ATAR080 Datasheet HTML 42Page - ATMEL Corporation ATAR080 Datasheet HTML 43Page - ATMEL Corporation ATAR080 Datasheet HTML 44Page - ATMEL Corporation ATAR080 Datasheet HTML 45Page - ATMEL Corporation ATAR080 Datasheet HTML 46Page - ATMEL Corporation ATAR080 Datasheet HTML 47Page - ATMEL Corporation ATAR080 Datasheet HTML 48Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 68 page
background image
44
ATAR080
4675D–4BMCU–12/04
Figure 45. Example of 8-bit Synchronous Transmit Operation
Figure 46. Example of 8-bit Synchronous Receive Operation
9-bit Shift Mode
In the 9-bit shift mode, the SSI is able to handle the MCL protocol (described below). It
always operates as an MCL master device, i.e., SC is always generated and output by
the SSI. Both the MCL start and stop conditions are automatically generated whenever
the SSI is activated or deactivated by the SIR-bit. In accordance with the MCL protocol,
the output data is always changed in the clock low phase and shifted in on the high
phase.
Before activating the SSI (SIR = 0) and commencing an MCL dialog, the appropriate
data direction for the first word must be set using the SDD control bit. The state of this
bit controls the direction of the data port (BP43 or SD). Once started, the 8 data bits are,
depending on the selected direction, either clocked into or out of the shift register. Dur-
ing the 9th clock period, the port direction is automatically switched over so that the
corresponding acknowledge bit can be shifted out or read in. In transmit mode, the
acknowledge bit received from the device is captured in the SSI Status Register (TACK)
where it can be read by the controller. In receive mode, the state of the acknowledge bit
to be returned to the device is predetermined by the SSI Status Register (RACK).
76 5 432 1
0
765 4 3 21 0 7 6 5 4 3 21
0
msb
lsb
tx data 1
tx data 2
tx data 3
msb
lsb msb
lsb
Write STB
(tx data 2)
Write STB
(tx data 3)
Write STB
(tx data 1)
SC
SD
SIR
SRDY
Interrupt
(IFN = 0)
Interrupt
(IFN = 1)
ACT
4 32 1 0
7 6 54 32 1 0
msb
lsb
rx data 1
rx data 2
rx data 3
msb
lsb
msb
lsb
Read SRB
(rx data 2)
Read SRB
(rx data 3)
Read SRB
(rx data 1)
SC
SD
SIR
SRDY
Interrupt
(IFN = 0)
Interrupt
(IFN = 1)
ACT
76 5
43 2 1
0
76 5
76 5 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com