ATAR080 datasheet(25/68 Pages) ATMEL

25 / 68 page

ATAR080

4675D–4BMCU–12/04

Port 5 Data Register (P5DAT)

Port 5 Control Register (P5CR)

Byte Write

P5xM2, P5xM1 – Port 5x Interrupt Mode/Direction Code

Bi-directional Port 4

The bi-directional Port 4 is both a bitwise configurable I/O port and provides the external

pins for the Timer 2, SSI and the voltage monitor input (VMI). As a normal port, it per-

forms in exactly the same way as bi-directional Port 2 (see Figure 22 on page 22). Two

additional multiplexes allow data and port direction control to be passed over to other

internal modules (Timer 2, VM or SSI). The I/O-pins for the SC and SD lines have an

additional mode to generate an SSI-interrupt.

All four Port 4 pins can be individually switched by the P4CR-register. Figure 25 on page

26 shows the internal interfaces to bi-directional Port 4.

Primary register address: '5'hex

Bit 3Bit 2Bit 1Bit 0

P5DAT

P5DAT3

P5DAT2

P5DAT1

P5DAT0

Reset value: 1111b

Auxiliary register address: '5'hex

Bit 3

Bit 2

Bit 1

Bit 0

P5CR

First write cycle

P51M2

P51M1

P50M2

P50M1

Reset value: 1111b

Bit 7

Bit 6

Bit 5

Bit 4

Second write cycle

P53M2

P53M1

P52M2

P52M1

Reset value: 1111b

Table 11. Port 5 Control Register

Auxiliary Address: '5'hex First Write Cycle

Second Write Cycle

Code

3 2 1 0

Function

Code

3 2 1 0

Function

x x 1 1

BP50 in input mode – interrupt disabled

x x 1 1

BP52 in input mode – interrupt disabled

x x 0 1

BP50 in input mode – rising edge interrupt

x x 0 1

BP52 in input mode – rising edge interrupt

x x 1 0

BP50 in input mode – falling edge interrupt

x x 1 0

BP52 in input mode – falling edge interrupt

x x 0 0

BP50 in output mode – interrupt disabled

x x 0 0

BP52 in output mode – interrupt disabled

1 1 x x

BP51 in input mode – interrupt disabled

1 1 x x

BP53 in input mode – interrupt disabled

0 1 x x

BP51 in input mode – rising edge interrupt

0 1 x x

BP53 in input mode – rising edge interrupt

1 0 x x

BP51 in input mode – falling edge interrupt

1 0 x x

BP53 in input mode – falling edge interrupt

0 0 x x

BP51 in output mode – interrupt disabled

0 0 x x

BP53 in output mode – interrupt disabled

ATAR080 датащи(PDF) 25 Page - ATMEL Corporation

ATAR080 датащи(HTML) 25 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

датащи скачать

ссылки URL