поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADUC7023BCBZ62I-R7 датащи(PDF) 89 Page - Analog Devices

номер детали ADUC7023BCBZ62I-R7
подробное описание детали  Precision Analog Microcontroller, 12-Bit Analog I/O, ARM7TDMI MCU with Enhanced IRQ Handler
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADUC7023BCBZ62I-R7 датащи(HTML) 89 Page - Analog Devices

Back Button ADUC7023BCBZ62I-R7 Datasheet HTML 85Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 86Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 87Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 88Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 89Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 90Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 91Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 92Page - Analog Devices ADUC7023BCBZ62I-R7 Datasheet HTML 93Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 98 page
background image
Data Sheet
ADuC7023
Rev. H | Page 89 of 98
T2CLRI Register
Name:
T2CLRI
Address:
0xFFFF036C
Default value:
0xXX
Access:
Write
T2CLRI is an 8-bit register. Writing any value to this register
on successive occassions clears the Timer2 interrupt in normal
mode or resets a new timeout period in watchdog mode.
The user must perform successive writes to this register to ensure
resetting the timeout period.
Secure Clear Bit (Watchdog Mode Only)
The secure clear bit is provided for a higher level of protection.
When set, a specific sequential value must be written to
T2CLRI to avoid a watchdog reset. The value is a sequence
generated by the 8-bit linear feedback shift register (LFSR)
polynomial = X8 + X6 + X5 + X + 1 shown in Figure 45.
The initial value or seed is written to T2CLRI before entering
watchdog mode. After entering watchdog mode, a write to T2CLRI
must match this expected value. If it matches, the LFSR is advanced
to the next state when the counter reload happens. If it fails to
match the expected state, a reset is immediately generated, even
if the count has not yet expired.
The value 0x00 should not be used as an initial seed due to the
properties of the polynomial. The value 0x00 is always guaranteed
to force an immediate reset. The value of the LFSR cannot be read;
it must be tracked/generated in software.
An example of a sequence follows:
1.
Enter initial seed, 0xAA, in T2CLRI before starting Timer2
in watchdog mode.
2.
Enter 0xAA in T2CLRI; Timer2 is reloaded.
3.
Enter 0x37 in T2CLRI; Timer2 is reloaded.
4.
Enter 0x6E in T2CLRI; Timer2 is reloaded.
5.
Enter 0x66. 0xDC was expected; the watchdog resets the chip.
CLOCK
QD
4
QD
5
QD
3
QD
7
QD
6
QD
2
QD
1
QD
0
Figure 45. 8-Bit LFSR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com