| поискавой системы для электроныых деталей |
|
SPC582BX датащи(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC582BX датащи(HTML) 79 Page - STMicroelectronics |
|
79 / 115 page ![]() DS11597 Rev 4 79/115 SPC582Bx Electrical characteristics 80 Note: In the following table: • All output timing is worst case and includes the mismatching of rise and fall times of the output pads. • Output parameters are valid for CL = 25 pF, where CL is the external load to the device (lumped). The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value. • Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation. • Programming the IBFD register (I2C bus Frequency Divider) with the maximum frequency results in the minimum output timings listed. The I2C interface is designed to scale the data transition time, moving it to the middle of the SCL low period. The actual position is affected by the pre-scale and division values programmed in the IBC field of the IBFD register. Table 43. I2C input timing specifications – SCL and SDA No. Symbol C Parameter Value Unit Min Max 1 — CC D Start condition hold time 2 — PER_CLK Cycle(1) 2 — CC D Clock low time 8 — PER_CLK Cycle 3 — CC D Bus free time between Start and Stop condition 4.7 — µs 4 — CC D Data hold time 0.0 — ns 5 — CC D Clock high time 4 — PER_CLK Cycle 6 — CC D Data setup time 0.0 — ns 7 — CC D Start condition setup time (for repeated start condition only) 2 — PER_CLK Cycle 8 — CC D Stop condition setup time 2 — PER_CLK Cycle 1. PER_CLK is the SoC peripheral clock, which drives the I2C BIU and module clock inputs. See the Clocking chapter in the device reference manual for more detail. Table 44. I2C output timing specifications — SCL and SDA No. Symbol C Parameter Value Unit Min Max 1 — CC D Start condition hold time 6 — PER_CLK Cycle(1) 2 — CC D Clock low time 10 — PER_CLK Cycle 3 — CC D Bus free time between Start and Stop condition 4.7 — µs 4 — CC D Data hold time 7 — PER_CLK Cycle 5 — CC D Clock high time 10 — PER_CLK Cycle 6 — CC D Data setup time 2 — PER_CLK Cycle 7 — CC D Start condition setup time (for repeated start condition only) 20 — PER_CLK Cycle 8 — CC D Stop condition setup time 10 — PER_CLK Cycle |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |