поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC582BX датащи(PDF) 76 Page - STMicroelectronics

номер детали SPC582BX
подробное описание детали  SPC58 2B Line - 32 bit Power Architecture automotive MCU Single core 80Mhz, 1MByte Flash, ASIL-B
PDF  115 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC582BX датащи(HTML) 76 Page - STMicroelectronics

Back Button SPC582BX Datasheet HTML 72Page - STMicroelectronics SPC582BX Datasheet HTML 73Page - STMicroelectronics SPC582BX Datasheet HTML 74Page - STMicroelectronics SPC582BX Datasheet HTML 75Page - STMicroelectronics SPC582BX Datasheet HTML 76Page - STMicroelectronics SPC582BX Datasheet HTML 77Page - STMicroelectronics SPC582BX Datasheet HTML 78Page - STMicroelectronics SPC582BX Datasheet HTML 79Page - STMicroelectronics SPC582BX Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 115 page
background image
Electrical characteristics
SPC582Bx
76/115
DS11597 Rev 4
Figure 26. DSPI PCS strobe (PCSS) timing (master mode)
4.15.2.2
Slave mode timing
PCSx
PCSS
tPCSC
tPASC
Table 40. DSPI CMOS slave timing — full duplex — normal and modified transfer formats
(MTFE = 0/1)
#
Symbol
C
Characteristic
Condition
Min
Max
Unit
Pad Drive
Load
1tSCK
CC
D SCK Cycle Time(1)
——
62
ns
2tCSC
SR
D SS to SCK Delay(1)
——
16
ns
3tASC
SR
D SCK to SS Delay(1)
——
16
ns
4tSDC
CC
D SCK Duty Cycle(1)
——
30
ns
5tA
CC
D
Slave Access Time(1) (2) (3)
(SS active to SOUT driven)
Very
strong
25 pF
50
ns
Strong
50 pF
50
ns
Medium
50 pF
60
ns
6tDIS
CC
D
Slave SOUT Disable Time(1)
(2) (3)
(SS inactive to SOUT High-
Z or invalid)
Very
strong
25 pF
5
ns
Strong
50 pF
5
ns
Medium
50 pF
10
ns
9tSUI
CC
D
Data Setup Time for
Inputs(1)
——
10
ns
10
tHI
CC
D Data Hold Time for Inputs(1)
——
10
ns
11
tSUO
CC
D
SOUT Valid Time(1) (2) (3)
(after SCK edge)
Very
strong
25 pF
30
ns
Strong
50 pF
30
ns
Medium
50 pF
50
ns
12
tHO
CC
D
SOUT Hold Time(1) (2) (3)
(after SCK edge)
Very
strong
25 pF
2.5
ns
Strong
50 pF
2.5
ns
Medium
50 pF
2.5
ns
1. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL voltage thresholds.
2. All timing values for output signals in this table, are measured to 50% of the output voltage.
3. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com