AT25QL641 datasheet(20/77 Pages) DIALOG

номер детали	AT25QL641

подробное описание детали	64-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support

PDF	77 Pages

Scroll/Zoom	100%

производитель	DIALOG [Dialog Semiconductor]

домашняя страница	http://www.dialog-semiconductor.com/

Logo

20 / 77 page

AT25QL641

DS-25QL641–130E–10/2018

Enable for Volatile Status Register (50h) is set in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and

S10) of Status Register-2 must be driven to high after Write Status Register instruction (01h). Once Read Status Register

(05h or 35h) is issued the read values of SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the Status

Figure 7-2.

Write Enable for Volatile Status Register Instruction for SPI Mode (left) and QPI Mode (right)

7.4

Write Disable (04h)

The Write Disable instruction is used to reset the Write Enable Latch (WEL) bit in the Status Register. To enter the Write

Disable instruction, CS goes low prior to the instruction “04h” into Data Input (SI) pin on the rising edge of SCK, and then

driving CS high. T h e WEL bit is automatically reset write- disable status of “0” after power-up and upon completion of the

every Program, Erase and Write Status Register instructions.

Figure 7-3.

Write Disable Instruction for SPI Mode (left) and QPI Mode (right)

AT25QL641 датащи(PDF) 20 Page - Dialog Semiconductor