поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM29N323D датащи(PDF) 8 Page - Advanced Micro Devices

номер детали AM29N323D
подробное описание детали  32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29N323D датащи(HTML) 8 Page - Advanced Micro Devices

Back Button AM29N323D Datasheet HTML 4Page - Advanced Micro Devices AM29N323D Datasheet HTML 5Page - Advanced Micro Devices AM29N323D Datasheet HTML 6Page - Advanced Micro Devices AM29N323D Datasheet HTML 7Page - Advanced Micro Devices AM29N323D Datasheet HTML 8Page - Advanced Micro Devices AM29N323D Datasheet HTML 9Page - Advanced Micro Devices AM29N323D Datasheet HTML 10Page - Advanced Micro Devices AM29N323D Datasheet HTML 11Page - Advanced Micro Devices AM29N323D Datasheet HTML 12Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
August 8, 2002
Am29N323D
7
INPUT/OUTPUT DESCRIPTIONS
A16–A20
=
Address Inputs
A/DQ0–
=
Multiplexed Address/Data input/output
A/DQ15
CE#
=
Chip Enable Input. Asynchronous
relative to CLK for the Burst mode.
OE#
=
Output Enable Input. Asynchronous
relative to CLK for the Burst mode.
WE#
=
Write Enable Input.
VCC
=
Device Power Supply (1.7 V–1.9 V).
VSS
=
Ground
NC
=
No Connect; not connected internally
RDY
=
Ready output; indicates the status of
the Burst read. Low = data not valid at
expected time. High = data valid.
CLK
=
The first rising edge of CLK in
conjunction with AVD# low latches
address input and activates burst
mode operation. After the initial word
is output, subsequent rising edges of
CLK increment the internal address
counter. CLK should remain low
during asynchronous access.
AVD#
=
Address Valid input. Indicates to
device that the valid address is
present on the address inputs
(address bits A0–A15 are multiplexed,
address bits A16–A20 are address
only).
Low = for asynchronous mode,
indicates valid address; for burst
mode, causes starting address to be
latched on rising edge of CLK.
High = device ignores address inputs
PS
=
Power Saving input/output
During a read operation, PS indicates
whether or not the data on the outputs
are inverted. Low = data not inverted;
High = data inverted
RESET#
=
Hardware reset input. Low = device
resets and returns to reading array
data. RESET# must be low during
device power up.
WP#
=
Hardware write protect input. Low =
disables writes to SA70 and SA71
VPP
=
At 12 V, accelerates programming;
automatically places device in unlock
bypass mode. At VIL, disables
program and erase functions. Should
be at VIH for all other conditions.
LOGIC SYMBOL
5
16
A/DQ0–
A/DQ15
A16–A20
CE#
OE#
WE#
RESET#
CLK
RDY
PS
AVD#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com