LPC5410X datasheet(90/95 Pages) NXP

90 / 95 page

LPC5410x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2.11 — 19 September 2019

90 of 95

NXP Semiconductors

LPC5410x

32-bit ARM Cortex-M4/M0+ microcontroller

Modification:

• Updated Section 11.6 “IRC”, Table 23 “Dynamic characteristic: IRC oscillator” for IRC

frequency tolerance improvement over temperature.

• Added boot code version and device revision. See Section 4 “Marking”.

• Added the abbreviation ISP to the Remark: This pin is also used to force In-System

Programming mode (ISP) after device reset. See the LPC5410x User Manual (Boot Process

chapter) for details to PIO0_31. See Table 4 “Pin description”.

• Removed 164 uA PLL spec in peripheral power consumption table, Table 15 “Typical

AHB/APB peripheral power consumption[3][4][5]”.

• Added Table 21 “PLL lock times and current”.

• Updated Figure 10 “Deep sleep mode: Typical supply current IDD versus temperature for

different supply voltages VDD”, Figure 11 “Power down mode: Typical supply current IDD

versus temperature for different supply voltages VDD”, and Figure 12 “Deep power-down

mode: Typical supply current IDD versus temperature for different supply voltages VDD”.

• Updated Table 12 “Static characteristics: Power consumption in deep sleep, power down,

and deep power-down modes”: added max values to Deep sleep mode at 25 °C and 105 °C,

Power down mode at 25 °C and 105 °C. Changed typ and max values for Deep power-down

mode RTC oscillator input grounded (RTC oscillator disabled) at 25 °C; was: typ = 84 nA,

max = 240 nA; now: typ = 160 nA, max = 340 nA.

• Updated Table 13 “Static characteristics: Power consumption in deep sleep, power down,

and deep power-down modes”: added max values to Deep sleep mode at 25 °C and 105 °C,

Power down mode at 25 °C and 105 °C. Changed typ and max values for Deep power-down

mode RTC oscillator input grounded (RTC oscillator disabled) at 25 °C; was: typ = 135 nA,

max = 470 nA; now: typ = 200 nA, max = 570 nA.

• Updated Table 7 “Limiting values”; VESD, electrostatic discharge voltage, human body

model; all pins value to 4000 V; was 5000 V.

• Updated Table 31 “12-bit ADC static characteristics”: ED differential linearity error, VDDA =

VREFP = 1.62 V and 3.6 V, typ value

3 and 2; EL(adj) integral non-linearity, VDDA =

VREFP = 1.62 V, typ value

5; Verr(FS) full-scale error voltage VDDA = VREFP = 1.62 V and

3.6 V, typ value to

3

LPC5410x v2.1

20150701

Product data sheet

LPC5410x v2.0

Modification:

• Updated Figure 3 “LPC5410x Block diagram”. Corrected Sync APB bridge to Async APB

bridge.

• Updated external clock input for clock frequencies of up to 24 MHz to 25 MHz in Section 2

“Features and benefits”.

• Updated Table 12 “Static characteristics: Power consumption in deep sleep, power down,

and deep power-down modes”. Fixed the unit of the max value from nA to

A for IDD in deep

power-down mode; RTC oscillator input grounded (RTC oscillator disabled), Tamb = 105 C.

Table 36.

Revision history …continued

Document ID

Release date Data sheet status

Change notice Supersedes

LPC5410X датащи(PDF) 90 Page - NXP Semiconductors

LPC5410X датащи(HTML) 90 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

датащи скачать

ссылки URL