TLE75620-EST datasheet(60/81 Pages) INFINEON

60 / 81 page

Datasheet

Rev. 1.0

2017-11-23

TLE75620-EST

SPIDER+ 12V

Serial Peripheral Interface (SPI)

Transfer delay time (rising CSN to

falling CSN)

tCSN(td)

250

–

VDD = 4.5 V or VS

> 7 V

P_10.4.19

Output enable time (falling CSN to

SO valid)

tSO(en)

–

200

VDD = 4.5 V or VS

> 7 V

CL = 20 pF at SO

P_10.4.20

Output disable time (rising CSN to

SO tristate)

tSO(dis)

–

200

VDD = 4.5 V or VS

> 7 V

CL = 20 pF at SO

P_10.4.21

Serial clock frequency

fSCLK

––

MHz 1)

VDD = 4.5 V or VS

> 7 V

P_10.4.22

Serial clock period

tSCLK(P)

200

–

VDD = 4.5 V or VS

> 7 V

P_10.4.23

Serial clock “high” time

tSCLK(H)

–

VDD = 4.5 V or VS

> 7 V

P_10.4.24

Serial clock “low” time

tSCLK(L)

–

VDD = 4.5 V or VS

> 7 V

P_10.4.25

Data setup time (required time SI

to falling SCLK)

tSI(su)

–

VDD = 4.5 V or VS

> 7 V

P_10.4.26

Data hold time (falling SCLK to SI) tSI(h)

–

VDD = 4.5 V or VS

> 7 V

P_10.4.27

Output data valid time with

capacitive load

tSO(v)

–

100

VDD = 4.5 V or VS

> 7 V

CL = 20 pF at SO

P_10.4.28

Enable lead time (falling CSN to

rising SCLK)

tCSN(lead) 1–

–

μs

VDD = VS = 3.0 V

P_10.4.29

Enable lag time (falling SCLK to

rising CSN)

tCSN(lag)

1–

–

μs

VDD = VS = 3.0 V

P_10.4.30

Transfer delay time (rising CSN to

falling CSN)

tCSN(td)

1.25

–

μs

VDD = VS = 3.0 V

P_10.4.31

Table 13

Electrical Characteristics Serial Peripheral Interface (SPI) (cont’d)

Parameter

Symbol

Values

Unit Note or

Test Condition

Number

Min.

Typ.

Max.

TLE75620-EST датащи(PDF) 60 Page - Infineon Technologies AG

TLE75620-EST датащи(HTML) 60 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

датащи скачать

ссылки URL