поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD64F2145 датащи(PDF) 76 Page - Renesas Technology Corp

номер детали HD64F2145
подробное описание детали  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 датащи(HTML) 76 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 72Page - Renesas Technology Corp HD64F2145 Datasheet HTML 73Page - Renesas Technology Corp HD64F2145 Datasheet HTML 74Page - Renesas Technology Corp HD64F2145 Datasheet HTML 75Page - Renesas Technology Corp HD64F2145 Datasheet HTML 76Page - Renesas Technology Corp HD64F2145 Datasheet HTML 77Page - Renesas Technology Corp HD64F2145 Datasheet HTML 78Page - Renesas Technology Corp HD64F2145 Datasheet HTML 79Page - Renesas Technology Corp HD64F2145 Datasheet HTML 80Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 829 page
background image
Rev. 2.0, 08/02, page 36 of 788
SP (ER7)
Free area
Stack area
Figure 2.8 Stack
2.4.2
Program Counter (PC)
This 24-bit counter indicates the address of the next instruction the CPU will execute. The length
of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an
instruction is fetched for read, the least significant PC bit is regarded as 0.)
2.4.3
Extended Control Register (EXR)
EXR does not affect operation in this LSI.
Bit
Bit Name
Initial Value R/W
Description
7
T
0
R/W
Trace Bit
Does not affect operation in this LSI.
6 to 3
—
All 1
R
Reserved
These bits are always read as 1.
2 to 0
I2
I1
I0
All 1
R/W
Interrupt Mask Bits 2 to 0
Do not affect operation in this LSI.
2.4.4
Condition-Code Register (CCR)
This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and
half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. Operations can be
performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V,
and C flags are used as branching conditions for conditional branch (Bcc) instructions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com