| поискавой системы для электроныых деталей |
|
STC89C53RC датащи(PDF) 20 Page - STCmicro Technology Co,.Ltd |
|
|
|||||||||||||||||||||||||||||
STC89C53RC датащи(HTML) 20 Page - STCmicro Technology Co,.Ltd |
|
20 / 165 page ![]() 2.2.4 Software RESET Writing an “1” to SWRST bit in ISP_CONTR register will generate a internal reset. ISP_CONTR: ISP/IAP Control Register LSB bit B7 B6 B5 B4 B3 B2B1B0 name ISPEN SWBS SWRST - - WT2 WT1 WT0 ISPEN : ISP/IAP operation enable. 0 : Global disable all ISP/IAP program/erase/read function. 1 : Enable ISP/IAP program/erase/read function. SWBS: software boot selection control. 0 : Boot from main-memory after reset. 1 : Boot from ISP memory after reset. SWRST: software reset trigger control. 0 : No operation 1 : Generate software system reset. It will be cleared by hardware automatically. B4 ~ B3: Reserved. WT2~WT0 : ISP/IAP waiting time selection while flash is busy. 2.2.5 MAX810 power-on-reset delay There is another on-chip POR delay circuit is integrated on STC89xx. This circuit is MAX810—sepcial reset circuit and is controlled by configuring flash Option Register. Very long POR delay time – around 400ms will be generated by this circuit once it is enabled. 20 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |