SCD1284 datasheet(83/176 Pages) INTEL

83 / 176 page

IEEE 1284-Compatible Parallel Interface Controller — CD1284

Datasheet

The handshake is identical for both ECP and RLE modes. The control signals, HstBsy and PerBsy

(in the forward and reverse directions, respectively), indicate command and address options. If

HstBsy/PerBsy is low, the upper bit of the byte is examined: ‘0’ indicates to interpret the lower 7

bits as an address; ‘1’ indicates to use the lower 7 bits as an RLE repeat count. This count shows

the number of times to consecutively repeat that the next data character in the datastream.

The master device is responsible for determining the direction of the transfer. The slave can request

a direction change, but the master actually changes the direction. ECP mode always begins in the

forward direction, from master to slave. The CPU sets the RevRq bit (SCR[0]) to request reverse

transfers. Once the master changes direction, RevRq is automatically cleared and the DirCh

interrupt status appears in PCISR (if enabled in the PCIER).

The master device switches the direction of the interface for forward transfers when the slave

indicates no more data is available.

5.13.5

EPP Mode

Data transfers use the DMA pipeline and the FIFO. Address transfers are handled out-of-band, not

in the FIFO stream. When the slave receives an address write command, it deposits the address into

the EAR and asserts an EPPAW interrupt request. When the slave receives a read address

command, the contents of the EAR are returned.

5.14

Protocol Timing

The IEEE-1284 specification timing parameter TP specifies the minimum pulse width and the

minimum setup time as 500 ns. The SPR must be loaded with the number of system clock ticks

equivalent to 500 ns.

5.15

General-Purpose I/O Port

The CD1284 provides an 8-bit general-purpose port (GP[7:0]) to control or give status of external

functions. Each of the eight signals is individually programmable for direction, so the port can be

comprised of any number of inputs and outputs. Each port signal is implemented with a standard,

bidirectional HCMOS pad and is fully TTL compatible. The port is controlled by two internal

registers – GPDIR and GPIO.

Each bit in the GPDIR sets the direction of the corresponding bit in the GPIO; ‘1’ sets the signal as

output; ‘0’ sets it as input. When writing to the GPIO, only the bits programmed as outputs are

affected by the contents of the data bus. When reading the GPIO, bits programmed as inputs reflect

the true state of the condition of the external pin; bits programmed as outputs reflect the state of the

last value written to the register and the current state of the output pins.

Table 21. System Clock Settings

CLK Freq.

(MHz)

Time/Tick

(ns)

SPR Value

TP Width

62.5

500

520

SCD1284 датащи(PDF) 83 Page - Intel Corporation

SCD1284 датащи(HTML) 83 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL