 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD9528 датащи(PDF) 23 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9528 датащи(HTML) 23 Page - Analog Devices |
|
|
23 / 67 page  Data Sheet AD9528 Rev. D | Page 23 of 67 TYPICAL APPLICATION CIRCUIT The AD9528 is capable of synchronizing multiple devices designed to the JESD204B JEDEC standard. Figure 26 illustrates the AD9528 synchronizing to the system reference clock. The AD9528 first jitter cleans the system reference clock and multiples up to a higher frequency in dual loop mode. The clock distribution of the AD9528 is used to clock and synchronize all the surrounding JESD204B devices together in the system. CLOCK CLEANUP TRANSCEIVER CONTROL AND DATA INTERFACES TIMING AND CLOCK GENERATION DEVICE CLOCK SYSREF AD9528 OPTIONAL DEVICE CLOCK AND SYSREF PAIRS FOR OTHER TRANSCEIVERS OR LOGIC DEVICES DEVICE CLOCK SYSREF SYSTEM REFERENCE CLOCK TO NETWORK PROCESSOR BASEBAND PROCESSOR ADP5054 ADP5052 DC-TO-DC CONVERTER (SWITCHER) ADP150 ULTRA LOW NOISE LDO VCXO Figure 26. Synchronizing Multiple JESD204B Devices |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
