поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9528 датащи(PDF) 40 Page - Analog Devices

номер детали AD9528
подробное описание детали  JESD204B Clock Generator with 14 LVDS/HSTL Outputs
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9528 датащи(HTML) 40 Page - Analog Devices

Back Button AD9528 Datasheet HTML 36Page - Analog Devices AD9528 Datasheet HTML 37Page - Analog Devices AD9528 Datasheet HTML 38Page - Analog Devices AD9528 Datasheet HTML 39Page - Analog Devices AD9528 Datasheet HTML 40Page - Analog Devices AD9528 Datasheet HTML 41Page - Analog Devices AD9528 Datasheet HTML 42Page - Analog Devices AD9528 Datasheet HTML 43Page - Analog Devices AD9528 Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 67 page
background image
AD9528
Data Sheet
Rev. D | Page 40 of 67
Data Transfer Format
The write byte format is used to write a register address to the RAM starting from the specified RAM address (see Table 29).
Table 29. Data Transfer Format, Write Byte Format
S
Slave address
W
A
RAM address high byte
A
RAM address low byte
A
RAM
Data 0
A
RAM
Data 1
A
RAM
Data 2
A
P
The send byte format is used to set up the register address for subsequent reads (see Table 30).
Table 30. Data Transfer Format, Send Byte Format
S
Slave address
W
A
RAM address high byte
A
RAM address low byte
A
P
The receive byte format is used to read the data byte(s) from RAM starting from the current address (see Table 31).
Table 31. Data Transfer Format, Receive Byte Format
S
Slave address
R
A
RAM Data 0
A
RAM Data 1
A
RAM Data 2
A
P
The read byte format is the combined format of the send byte and the receive byte (see Table 32).
Table 32. Data Transfer Format, Read Byte Format
S
Slave
address
W
A
RAM address
high byte
A
RAM address
low byte
A
Sr
Slave
address
R
A
RAM
Data 0
A
RAM
Data 1
A
RAM
Data 2
A
P
I2C Serial Port Timing
S
Sr
S
P
SDA
SCL
tSP
tHD; STA
tSU; STA
tSU; DAT
tHD; DAT
tHD; STA
tSU; STO
tBUF
tR
tF
tR
tF
tHIGH
tLOW
Figure 51. I2C Serial Port Timing
Table 33. I2C Timing Definitions
Parameter
Description
fSCL
Serial clock
tBUF
Bus free time between stop and start conditions
tHD; STA
Repeated hold time start condition
tSU; STA
Repeated start condition setup time
tSU; STO
Stop condition setup time
tHD; DAT
Data hold time
tSU; DAT
Data setup time
tLOW
SCL clock low period
tHIGH
SCL clock high period
tR
Minimum/maximum receive SCL and SDA rise time
tF
Minimum/maximum receive SCL and SDA fall time
tSP
Pulse width of voltage spikes that must be suppressed by the input filter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com