поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9528 датащи(PDF) 52 Page - Analog Devices

номер детали AD9528
подробное описание детали  JESD204B Clock Generator with 14 LVDS/HSTL Outputs
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9528 датащи(HTML) 52 Page - Analog Devices

Back Button AD9528 Datasheet HTML 48Page - Analog Devices AD9528 Datasheet HTML 49Page - Analog Devices AD9528 Datasheet HTML 50Page - Analog Devices AD9528 Datasheet HTML 51Page - Analog Devices AD9528 Datasheet HTML 52Page - Analog Devices AD9528 Datasheet HTML 53Page - Analog Devices AD9528 Datasheet HTML 54Page - Analog Devices AD9528 Datasheet HTML 55Page - Analog Devices AD9528 Datasheet HTML 56Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 67 page
background image
AD9528
Data Sheet
Rev. D | Page 52 of 67
CONTROL REGISTER MAP BIT DESCRIPTIONS
SERIAL CONTROL PORT CONFIGURATION (REGISTER 0x0000 TO REGISTER 0x0001)
Table 37. SPI Configuration A (Register 0x0000)
Bits
Bit Name
Description
7
Soft reset (SPI only)
Device reset.
6
LSB first (SPI only)
Bit order for SPI port. This bit has no effect in I2C mode.
1 = least significant bit first.
0 (default) = most significant bit first.
5
Address ascension
(SPI only)
This bit controls whether the register address is automatically incremented during a multibyte transfer. This
bit has no effect in I2C mode.
1 = register addresses are automatically incremented in multibyte transfers.
0 (default) = register addresses are automatically decremented in multibyte transfers.
4
SDO active (SPI only)
Enables SPI port SDO pin. This bit has no effect in I2C mode.
1 = 4-wire mode (SDO pin enabled).
0 (default) = 3-wire mode.
[3:0]
These bits are mirrors of Bits[7:4] of this register. However, each pair of the following corresponding bits are
logically AND gated internally; therefore, set the bits to Logic 1 or Logic 0 together.
Bit 3 corresponds to Bit 4.
Bit 2 corresponds to Bit 5.
Bit 1 corresponds to Bit 6.
Bit 0 corresponds to Bit 7.
Table 38. SPI Configuration B (Register 0x0001)
Bits
Bit Name
Description
[7:6]
Reserved
Reserved.
5
Read buffer register
For buffered registers, this bit controls whether the value read from the serial port is from the actual (active)
registers or the buffered copy.
1 = reads buffered values that take effect on the next assertion of IO_UPDATE.
0 (default) = reads values currently applied to the internal logic of the device.
[4:3]
Reserved
Reserved.
2
Reset sans regmap
This bit resets the device while maintaining the current register settings.
1 = resets the device.
0 (default) = no action.
[1:0]
Reserved
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com