LPC81XM datasheet(8/78 Pages) NXP

8 / 78 page

LPC81XM

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.6 — 4 April 2018

8 of 78

NXP Semiconductors

LPC81xM

32-bit ARM Cortex-M0+ microcontroller

7.2 Pin description

The pin description consists of two parts showing pin functions that are fixed to a certain

package pin (see Table 4) and showing pin functions that can be assigned to any pin on

the package through the switch matrix (see Table 5).

The pin description table in Table 4 shows the pin functions that are fixed to specific pins

on each package. These fixed-pin functions are selectable between GPIO and the

comparator inputs, SWD, RESET, and the XTAL pins. By default, the GPIO function is

selected except on pins PIO0_2, PIO0_3, and PIO0_5. JTAG functions are available in

boundary scan mode only.

Table 5 shows the the I2C, USART, SPI, and SCT pin functions, which can be assigned

through the switch matrix to any pin that is not power or ground in place of the pin’s fixed

functions.

The following exceptions apply:

For full I2C-bus compatibility, assign the I2C functions to the open-drain pins PIO0_11 and

PIO0_10.

Do not assign more than one output to any pin. However, more than one input can be

assigned to a pin. Once any function is assigned to a pin, the pin’s GPIO functionality is

disabled.

Pin PIO0_4 triggers a wake-up from Deep power-down mode. If you need to wake up

from Deep power-down mode via an external pin, do not assign any movable function to

this pin.

The JTAG functions TDO, TDI, TCK, TMS, and TRST are selected on pins PIO0_0 to

PIO0_4 by hardware when the part is in boundary scan mode.

Table 4.

Pin description table (fixed pins)

Symbol

Type Reset

state

[1]

Description

PIO0_0/ACMP_I1/

TDO

[5] I/O

I; PU

PIO0_0 — General purpose digital input/output port 0 pin 0.

In ISP mode, this is the USART0 receive pin U0_RXD.

In boundary scan mode: TDO (Test Data Out).

ACMP_I1 — Analog comparator input 1.

PIO0_1/ACMP_I2/

CLKIN/TDI

[5] I/O

I; PU

PIO0_1 — General purpose digital input/output pin.

In boundary scan mode: TDI (Test Data In).

ISP entry pin on chip versions 1A and 2A and on the DIP8

package (see Table 6). For these chip versions and

packages, a LOW level on this pin during reset starts the

ISP command handler.

See PIO0_12 for all other packages.

ACMP_I2 — Analog comparator input 2.

I-

CLKIN — External clock input.

LPC81xM датащи(PDF) 8 Page - NXP Semiconductors

LPC81xM датащи(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

датащи скачать

ссылки URL