| поискавой системы для электроныых деталей |
|
HT32F22366 датащи(PDF) 16 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT32F22366 датащи(HTML) 16 Page - Holtek Semiconductor Inc |
|
16 / 56 page ![]() Rev. 1.00 16 of 56 �ove��e� 0�� �01� 3�-Bit A��® Co�tex®-M3 MCU HT3�F1�365/HT3�F1�366/HT3�F��366 CPU. The data and address lines are multiplexed in order to reduce the number of pins required to connect to the external devices. The read/write timing of the bus can be adjusted to meet the timing specification of the external devices. Note the interface only supports asynchronous 8-bit or 16-bit bus interface. Universal Serial Bus Device Controller – USB ▆ Complies with USB 2.0 full-speed (12 Mbps) specification ▆ On-chip USB full-speed transceiver ▆ 1 control endpoint (EP0) for control transfer ▆ 3 single-buffered endpoints for bulk and interrupt transfer ▆ 4 double-buffered endpoints for bulk, interrupt and isochronous transfer ▆ 1024 bytes EP-SRAM used as the endpoint data buffers The USB device controller is compliant with the USB 2.0 full-speed specification. There is one control endpoint known as Endpoint 0 and seven configurable endpoints. A 1024 bytes SRAM is used as the endpoint buffer. Each endpoint buffer size is programmable using corresponding registers, which provides maximum flexibility for various applications. The integrated USB full- speed transceiver helps to minimize the overall system complexity and cost. The USB functional block also contains the resume and suspend feature to meet the requirements of low-power consumption. Advanced Encryption Standard – AES ▆ Supports AES Encrypt / Decrypt Function ▆ Supports AES ECB/CBC/CTR mode ▆ Supports Key Size 128, 192 and 256 bits ▆ Supports 4 words Initial Vector for CBC and CTR mode ▆ 8 × 32 bits ( Each IN and OUT FIFO Capacity ) for 2 AES Data blocks ▆ Supports DMA Interface ▆ Supports Word Data Swap Function The AES core supports encryption and decryption function. AES only supports 128 bits input data to do encryption or decryption. Hardware does not pad any bits of input data. Software need to do pad action at first. Secure Digital Input Output – SDIO ▆ Supports two different data bus modes: 1-bit (default) and 4-bit ▆ Supports two different speed modes: Normal speed (default) and High speed ▆ SD clock frequency of up to 48 MHz ▆ SPI mode and MMC stream mode not supported The SDIO includes a command register, argument register, response registers, data buffer, timeout counter and error detection logic. The SDIO supports single block and multi-block data transfers and is compatible with the PDMA, minimizing processor intervention for large data transfers. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |