поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SLG46121V датащи(PDF) 55 Page - Dialog Semiconductor

номер детали SLG46121V
подробное описание детали  Personal Computers and Servers
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DIALOG [Dialog Semiconductor]
домашняя страница  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

SLG46121V датащи(HTML) 55 Page - Dialog Semiconductor

Back Button SLG46121V Datasheet HTML 51Page - Dialog Semiconductor SLG46121V Datasheet HTML 52Page - Dialog Semiconductor SLG46121V Datasheet HTML 53Page - Dialog Semiconductor SLG46121V Datasheet HTML 54Page - Dialog Semiconductor SLG46121V Datasheet HTML 55Page - Dialog Semiconductor SLG46121V Datasheet HTML 56Page - Dialog Semiconductor SLG46121V Datasheet HTML 57Page - Dialog Semiconductor SLG46121V Datasheet HTML 58Page - Dialog Semiconductor SLG46121V Datasheet HTML 59Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 98 page
background image
000-0046121--106
Page 54 of 97
SLG46121
10.4.2 4-Bit LUT or 8-Bit Counter / Delay Macrocells Used as 8-Bit Counter / Delay Register Settings
Table 45. CNT/DLY2 Register Settings
Signal Function
Register Bit
Address
Register Definition
Counter/delay2
Mode Selection
reg <501>
0: Delay Mode
1: Counter Mode
Counter/delay2
Clock Source Select
reg <504:502>
000: Internal OSC Clock
001: OSC/4
010: OSC/12
011: OSC/24
100: OSC/64
101: External Clock
110: External Clock
111: Counter1 Overflow
Counter/delay2
Control Data
reg <512:505>
1 – 256 (delay time = (counter control data +2) /freq)
Delay2 Mode Select
or asynchronous
counter reset
reg <514:513>
00: Delay on both falling and rising edges (for delay & counter reset)
01: Delay on falling edge only (for delay & counter reset Delay)
10: on rising edge only (for delay & counter reset)
11: No delay on either falling or rising edges / high level reset for counter mode
LUT4_0 or Count-
er2 select
reg <517>
0: LUT4_0
1: Counter2
Table 46. CNT/DLY3 Register Settings
Signal Function
Register Bit
Address
Register Definition
Counter/delay3
Mode Selection
reg <518>
0: Delay Mode
1: Counter Mode
Counter/delay3
Clock Source Select
reg <521:519>
000: Internal OSC Clock
001: OSC/4
010: OSC/12
011: OSC/24
100: OSC/64
101: External Clock
110: External Clock
111: Counter2 Overflow
Counter/delay3
Control Data
reg <529:522>
1 – 256 (delay time = (counter control data +2) /freq)
Delay3 Mode Select
or asynchronous
counter reset
reg <531:530>
00: Delay on both falling and rising edges (for delay & counter reset)
01: Delay on falling edge only (for delay & counter reset Delay)
10: on rising edge only (for delay & counter reset)
11: No delay on either falling or rising edges / high level reset for counter mode
LUT4_1 or Count-
er3 select
reg <534>
0: LUT4_1
1: Counter3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com