| поискавой системы для электроныых деталей |
|
WM8803CDT/V датащи(PDF) 20 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8803CDT/V датащи(HTML) 20 Page - Wolfson Microelectronics plc |
|
20 / 45 page ![]() WM8803 Product Preview w PP Rev 1.1 September 2003 20 SDATAO LRCLK BCLK LSB -24 bit- LSB -24 bit- 28 bits 28 bits Notice: ‘Z’ means Preamble ‘B’ L-ch R-ch MSB U VZ C MSB U VZ C Figure 13 Data Output Timing – NRZ Data LSB First Left-justified Output SERIAL AUDIO DATA INPUT FORMAT (SDIN) The SDIN pin is a serial digital audio data input that can accept 24bit data data from sources such as an A/D converter output. When the data input to the SDIN is output from the SDATO, a clock signal synchronized with the SDIN input data must be output from the BCLK and LRCLK to produce useable signals. Except for the Special Mode setting, the SDIN input must have the same format as the required output data format. LEFT CHANNEL RIGHT CHANNEL LRCLK BCLK SDIN 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB 16 to 24 bits 16 to 24 bits Figure 14 MSB First Left-justified Data Input |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |