| поискавой системы для электроныых деталей |
|
ACEX1 датащи(PDF) 59 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ACEX1 датащи(HTML) 59 Page - List of Unclassifed Manufacturers |
|
59 / 86 page ![]() Altera Corporation 59 ACEX 1K Programmable Logic Device Family Data Sheet 13 Tables 27 through 29 describe the ACEX 1K external timing parameters and their symbols. Notes to tables: (1) External reference timing parameters are factory-tested, worst-case values specified by Altera. A representative subset of signal paths is tested to approximate typical device applications. (2) Contact Altera Applications for test circuit specifications and test conditions. (3) These timing parameters are sample-tested only. (4) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, Revision 2.2. Table 27. External Reference Timing Parameters Note (1) Symbol Parameter Conditions tDRR Register-to-register delay via four LEs, three row interconnects, and four local interconnects (2) Table 28. External Timing Parameters Symbol Parameter Conditions tINSU Setup time with global clock at IOE register (3) tINH Hold time with global clock at IOE register (3) tOUTCO Clock-to-output delay with global clock at IOE register (3) tPCISU Setup time with global clock for registers used in PCI designs (3), (4) tPCIH Hold time with global clock for registers used in PCI designs (3), (4) tPCICO Clock-to-output delay with global clock for registers used in PCI designs (3), (4) Table 29. External Bidirectional Timing Parameters Note (3) Symbol Parameter Conditions tINSUBIDIR Setup time for bidirectional pins with global clock at same-row or same- column LE register tINHBIDIR Hold time for bidirectional pins with global clock at same-row or same-column LE register tOUTCOBIDIR Clock-to-output delay for bidirectional pins with global clock at IOE register CI = 35 pF tXZBIDIR Synchronous IOE output buffer disable delay CI = 35 pF tZXBIDIR Synchronous IOE output buffer enable delay, slow slew rate = off CI = 35 pF |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |