поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPEAR600 датащи(PDF) 58 Page - STMicroelectronics

номер детали SPEAR600
подробное описание детали  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 датащи(HTML) 58 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 54Page - STMicroelectronics SPEAR600 Datasheet HTML 55Page - STMicroelectronics SPEAR600 Datasheet HTML 56Page - STMicroelectronics SPEAR600 Datasheet HTML 57Page - STMicroelectronics SPEAR600 Datasheet HTML 58Page - STMicroelectronics SPEAR600 Datasheet HTML 59Page - STMicroelectronics SPEAR600 Datasheet HTML 60Page - STMicroelectronics SPEAR600 Datasheet HTML 61Page - STMicroelectronics SPEAR600 Datasheet HTML 62Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 97 page
background image
Electrical characteristics
SPEAr600
58/97
Doc ID 16259 Rev 3
5.7
Power up sequence
No particular sequence is required. It is only required that the various power supplies reach
the correct range in less than 10 msec.
5.8
Power on reset (MRESET)
The MRESET must remain active for at least 10 ms after all the power supplies are in the
correct range and should become active in no more than 10 µs when one of the power
supplies goes out of the correct range.
Figure 3.
Power on reset timing diagram
Table 28.
On die termination
Symbol
Parameter
Min.
Typ.
Max
Unit
RT1*
Termination value of resistance for on die
termination
75
Ω
RT2*
Termination value of resistance for on die
termination
150
Ω
Table 29.
Reference voltage
Symbol
Parameter
Min.
Typ.
Max
Unit
VREFIN
Voltage applied to core/pad
0.49 *
VDDE
0.500 *
VDDE
0.51 *
VDDE
V
2.95 us
MRESET
resets_o
sclk
npor_o
hresetn
pll_lock
17 sclk clock
cycles (at 30MHz)
All Vdd are
stable
OSCI 30MHz
synch
synch
60 clock
cycles
synch
Pll lock time (note 2)
DOZE MODE
NORMAL
MODE
arm_fetching
10 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com