поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST72344K2 датащи(PDF) 126 Page - STMicroelectronics

номер детали ST72344K2
подробное описание детали  SCI asynchronous serial interface
PDF  247 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72344K2 датащи(HTML) 126 Page - STMicroelectronics

Back Button ST72344K2 Datasheet HTML 122Page - STMicroelectronics ST72344K2 Datasheet HTML 123Page - STMicroelectronics ST72344K2 Datasheet HTML 124Page - STMicroelectronics ST72344K2 Datasheet HTML 125Page - STMicroelectronics ST72344K2 Datasheet HTML 126Page - STMicroelectronics ST72344K2 Datasheet HTML 127Page - STMicroelectronics ST72344K2 Datasheet HTML 128Page - STMicroelectronics ST72344K2 Datasheet HTML 129Page - STMicroelectronics ST72344K2 Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 247 page
background image
On-chip peripherals
ST72344xx, ST2345xx
126/247
Doc ID 12321 Rev 6
Bit 4 = MSTR Master Mode
This bit is set and cleared by software. It is also cleared by hardware when, in master
mode, SS =0 (see Master mode fault (MODF)).
0: Slave mode
1: Master mode. The function of the SCK pin changes from an input to an output and
the functions of the MISO and MOSI pins are reversed.
Bit 3 = CPOL Clock Polarity
This bit is set and cleared by software. This bit determines the idle state of the serial
Clock. The CPOL bit affects both the master and slave modes.
0: SCK pin has a low level idle state
1: SCK pin has a high level idle state
Note:
If CPOL is changed at the communication byte boundaries, the SPI must be disabled by
resetting the SPE bit.
Bit 2 = CPHA Clock Phase
This bit is set and cleared by software.
0: The first clock transition is the first data capture edge.
1: The second clock transition is the first capture edge.
Note:
The slave must have the same CPOL and CPHA settings as the master.
Bits 1:0 = SPR[1:0] Serial clock frequency
These bits are set and cleared by software. Used with the SPR2 bit, they select the
baud rate of the SPI serial clock SCK output by the SPI in master mode.
Note:
These 2 bits have no effect in slave mode.
SPI control/status register (SPICSR)
Reset value: 0000 0000 (00h)
Table 54.
SPI master mode SCK frequency
Serial clock
SPR2
SPR1
SPR0
fCPU/4
1
0
0
fCPU/8
0
fCPU/16
1
fCPU/32
1
1
0
fCPU/64
0
fCPU/128
1
7
0
SPIF
WCOL
OVR
MODF
-
SOD
SSM
SSI
Read-only
Reserved
Read/Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com