ST72344K2 datasheet(94/247 Pages) STMICROELECTRONICS

94 / 247 page

On-chip peripherals

ST72344xx, ST2345xx

94/247

Doc ID 12321 Rev 6

11.3.3

Functional description

Counter

The main block of the programmable timer is a 16-bit free running upcounter and its

associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called

high & low.

Counter Register (CR):

●

Counter High Register (CHR) is the most significant byte (MS Byte).

●

Counter Low Register (CLR) is the least significant byte (LS Byte).

Alternate Counter Register (ACR)

●

Alternate Counter High Register (ACHR) is the most significant byte (MS Byte).

●

Alternate Counter Low Register (ACLR) is the least significant byte (LS Byte).

These two read-only 16-bit registers contain the same value but with the difference that

reading the ACLR register does not clear the TOF bit (Timer overflow flag) located in the

Status register (SR). (See the following Note:).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh

value.

Both counters have a reset value of FFFCh (this is the only value which is reloaded in the

16-bit timer). The reset value of both counters is also FFFCh in One-pulse mode and PWM

mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in

Table 50: Clock control bits. The value in the counter register repeats every 131 072, 262

144 or 524 288 CPU clock cycles, depending on the CC[1:0] bits.

The timer frequency can be fCPU/2, fCPU/4, fCPU/8 or an external frequency.

ST72344K2 датащи(PDF) 94 Page - STMicroelectronics