DM504 datasheet(65/211 Pages) TI1

65 / 211 page

DM504

www.ti.com

SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017

Submit Documentation Feedback

Specifications

over operating free-air temperature range (unless otherwise noted)

PARAMETER

DESCRIPTION

MIN (2)

NOM

MAX DC (3)

MAX (2)

UNIT

vdd_mem

Through power for memory package

1.2V

1.14

1.20

1.224

1.26

Maximum noise (peak-peak)

mVPPmax

vdds18_mem

Through power for memory package

1.8V

1.71

1.80

1.836

1.89

Maximum noise (peak-peak)

mVPPmax

ddr1_ext_vref0

External Vref Supply

0.5*vdds_ddr

ddr1_ext_vref1

External Vref Supply

0.5*vdds_ddr

vss

Ground supply

vssa_osc0

OSC0 analog ground

vssa_osc1

OSC1 analog ground

vssa_csi

CSI analog ground supply

vssa_dac

DAC analog ground supply

vssa_adc

ADC analog ground supply

(1)

Operating junction

temperature range

Automotive

-40

125

°C

(1) Refer to Power on Hours table for limitations.

(2) The voltage at the device ball should never be below the MIN voltage or above the MAX voltage for any amount of time. This

requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, etc.

(3) The DC voltage at the device ball should never be above the MAX DC voltage to avoid impact on device reliability and lifetime POH

(Power-On-Hours). The MAX DC voltage is defined as the highest allowed DC regulated voltage, without transients, seen at the ball.

(4) Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

5.5

Operating Performance Points

This section describes the operating conditions of the device. This section also contains the description of

each OPP (operating performance point) for processor clocks and device core clocks.

CAUTION

The OPP voltage and frequency values may change following the silicon

characterization result.

Table 5-1 describes the maximum supported frequency per speed grade for the devices.

Table 5-1. Speed Grade Maximum Frequency

Device

Speed

Maximum frequency (MHz)

DSP

EVE

IPU

LPDDR2

ADC

DM504xxB

355

212.8

266

400 (DDR2-800)

5.5.1

AVS Requirements

Adaptive Voltage Scaling (AVS) is required on most of the vdd_* supplies as defined in Table 5-2.

Table 5-2. AVS Requirements per vdd_* Supply

Supply

AVS Required?

vdd

Yes, for all OPPs

DM504 датащи(PDF) 65 Page - Texas Instruments

DM504 датащи(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL