 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DM504 датащи(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM504 датащи(HTML) 39 Page - Texas Instruments |
|
|
39 / 211 page  39 DM504 www.ti.com SPRS977A – NOVEMBER 2016 – REVISED JANUARY 2017 Submit Documentation Feedback Terminal Configuration and Functions Copyright © 2016–2017, Texas Instruments Incorporated Table 4-9. EMIF1 Signal Descriptions (continued) SIGNAL NAME DESCRIPTION TYPE BOTTOM BALL TOP BALL ddr1_ca5 EMIF1 command / address bit 5 O W1 ddr1_ca6 EMIF1 command / address bit 6 O V2 ddr1_ca7 EMIF1 command / address bit 7 O U1 ddr1_ca8 EMIF1 command / address bit 8 O T2 ddr1_ca9 EMIF1 command / address bit 9 O T1 ddr1_cke0 EMIF1 Clock Enable 0 O AC3 ddr1_nck EMIF1 Negative Clock O Y1 ddr1_csn0 EMIF1 Chip Select 0 O AB3 ddr1_ck EMIF1 Clock O Y2 ddr1_d0 EMIF1 Data Bus IO AA23 ddr1_d1 EMIF1 Data Bus IO Y22 ddr1_d2 EMIF1 Data Bus IO W22 ddr1_d3 EMIF1 Data Bus IO W23 ddr1_d4 EMIF1 Data Bus IO V23 ddr1_d5 EMIF1 Data Bus IO U22 ddr1_d6 EMIF1 Data Bus IO T22 ddr1_d7 EMIF1 Data Bus IO T23 ddr1_d8 EMIF1 Data Bus IO H22 ddr1_d9 EMIF1 Data Bus IO H23 ddr1_d10 EMIF1 Data Bus IO G23 ddr1_d11 EMIF1 Data Bus IO F22 ddr1_d12 EMIF1 Data Bus IO E22 ddr1_d13 EMIF1 Data Bus IO E23 ddr1_d14 EMIF1 Data Bus IO D23 ddr1_d15 EMIF1 Data Bus IO C22 ddr1_d16 EMIF1 Data Bus IO AB12 ddr1_d17 EMIF1 Data Bus IO AC13 ddr1_d18 EMIF1 Data Bus IO AB14 ddr1_d19 EMIF1 Data Bus IO AC14 ddr1_d20 EMIF1 Data Bus IO AB15 ddr1_d21 EMIF1 Data Bus IO AC16 ddr1_d22 EMIF1 Data Bus IO AB17 ddr1_d23 EMIF1 Data Bus IO AC17 ddr1_d24 EMIF1 Data Bus IO B17 ddr1_d25 EMIF1 Data Bus IO A17 ddr1_d26 EMIF1 Data Bus IO A16 ddr1_d27 EMIF1 Data Bus IO B15 ddr1_d28 EMIF1 Data Bus IO B14 ddr1_d29 EMIF1 Data Bus IO A14 ddr1_d30 EMIF1 Data Bus IO A13 ddr1_d31 EMIF1 Data Bus IO B12 ddr1_dqm0 EMIF1 Data Mask IO N23 ddr1_dqm1 EMIF1 Data Mask IO L23 ddr1_dqm2 EMIF1 Data Mask IO AB20 ddr1_dqm3 EMIF1 Data Mask IO B20 ddr1_dqs0 Data strobe 0 input/output for byte 0 of the 32-bit data bus. This signal is output to the EMIF1 memory when writing and input when reading. IO R23 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
