P12C508 datasheet(15/84 Pages) MICROCHIP

15 / 84 page

Advance Information

DS40139A-page 15

PIC12C5XX

4.4

OPTION Register

The OPTION register is a 8-bit wide, write-only

which

contains

various

control

bits

conﬁgure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of

the W register will be transferred to the OPTION

Note that TRIS overrides OPTION control if GPPU is

enabled and GPWU is disabled.

Note:

If TRIS bit is set to ‘0’, the wake-up on

change and pull-up functions are disabled

for that pin.

Note:

If the TOCS bit is set to ‘1’, GP2 is forced

to be an input even if TRIS GP2 = ‘0’

FIGURE 4-5:

OPTION REGISTER

W-1

GPWU

GPPU

T0CS

T0SE

PSA

PS2

PS1

PS0

W = Writable bit

= Unimplemented bit

- n = Value at POR reset

Reference Table 4-1 for

other resets.

bit7

bit0

bit 7:

GPWU: Enable wake-up on pin change (GP0, GP1, GP3)

1 = Disabled

0 = Enabled

bit 6:

GPPU: Enable weak pull-ups (GP0, GP1, GP3)

1 = Disabled

0 = Enabled

bit 5:

T0CS: Timer0 clock source select bit

1 = Transition on T0CKI pin

0 = Transition on internal instruction cycle clock, Fosc/4

bit 4:

T0SE: Timer0 source edge select bit

1 = Increment on high to low transition on the T0CKI pin

0 = Increment on low to high transition on the T0CKI pin

bit 3:

PSA: Prescaler assignment bit

1 = Prescaler assigned to the WDT

0 = Prescaler assigned to Timer0

bit 2-0:

PS2:PS0: Prescaler rate select bits

000

001

010

011

100

101

110

111

1 : 2

1 : 4

1 : 8

1 : 16

1 : 32

1 : 64

1 : 128

1 : 256

1 : 1

1 : 2

1 : 4

1 : 8

1 : 16

1 : 32

1 : 64

1 : 128

Bit Value

Timer0 Rate

WDT Rate

P12C508 датащи(PDF) 15 Page - Microchip Technology

P12C508 датащи(HTML) 15 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL