| поискавой системы для электроныых деталей |
|
P12C508 датащи(PDF) 28 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
P12C508 датащи(HTML) 28 Page - Microchip Technology |
|
28 / 84 page ![]() PIC12C5XX DS40139A-page 28 Advance Information © 1996 Microchip Technology Inc. FIGURE 7-6: RC OSCILLATOR MODE 7.2.5 INTERNAL 4 MHZ RC OSCILLATOR The internal RC oscillator provides a fixed 4 MHz (nom- inal) system clock. In addition, a calibration instruction is programmed into the top of memory which indicates the calibration value for the internal RC oscillator. This value, OSCCAL, is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the reset vector. This will load the W register with the calibration value upon reset and the PC will then roll over to 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it. VDD Rext Cext VSS OSC1 Internal clock PIC12C5XX N 7.3 RESET The device differentiates between various kinds of reset: a) Power on reset (POR) b) MCLR reset during normal operation c) MCLR reset during SLEEP d) WDT time-out reset during normal operation e) WDT time-out reset during SLEEP f) Wake-up from SLEEP on pin change Some registers are not reset in any way; they are unknown on POR and unchanged in any other reset. Most other registers are reset to “reset state” on power- on reset (POR), on MCLR or WDT reset during normal operation . They are not affected by a WDT reset during SLEEP or MCLR reset during SLEEP, since these resets are viewed as resumption of normal operation. The exceptions to this are TO, PD, and GPWUF bits. They are set or cleared differently in different reset sit- uations. These bits are used in software to determine the nature of reset. See Table 7-3 for a full description of reset states of all registers. TABLE 7-3: RESET CONDITIONS FOR REGISTERS Register Address Power-on Reset MCLR Reset WDT time-out Wake-up on Pin Change W— qqqq xxxx (1) qqqq uuuu (1) INDF 00h xxxx xxxx uuuu uuuu TMR0 01h xxxx xxxx uuuu uuuu PC 02h 1111 1111 1111 1111 STATUS 03h 0001 1xxx ?00? ?uuu (2) FSR (12C508) 04h 111x xxxx 111u uuuu FSR (12C509) 04h 110x xxxx 11uu uuuu OSCCAL 05h 0111 ---- uuuu ---- GPIO 06h --xx xxxx --uu uuuu OPTION — 1111 1111 1111 1111 TRIS — --11 1111 --11 1111 Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, ? = value depends on condition. Note 1: Bits <7:4> of W register contain oscillator calibration (OSCCAL) values due to MOVLW XX instruction at top of memory. Note 2: See Table 7-6 for reset value for specific conditions |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |