| поискавой системы для электроныых деталей |
|
DSP56156ROM датащи(PDF) 21 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56156ROM датащи(HTML) 21 Page - Motorola, Inc |
|
21 / 76 page ![]() AC Electrical Characteristics and Timing MOTOROLA DSP56156 Data Sheet 21 Figure 5 External Clock Timing Other Clock and PLL Operation Timing Clock and PLL timings are listed in Table 12 and the clocking configurations are illustrated in Figure 6. Figure 6 Clocking Configurations EXTAL VIHC Midpoint 7 8 4 2 5 6 TH TL 90% 10% VILC Table 12 Clock and PLL Timing Characteristics Min Max Unit PLL Output frequency 10 Max Fosc (See Note 1) MHz EXTAL Input Clock Amplitude (See Note 2) 1 VCC Vpp NOTES: 1. Maximum DSP operating frequency. See Table 11. 2. An AC coupling capacitor is required on EXTAL if the levels are out of the normal CMOS level range (VILC>20% of VCC or VIHC<70% of VCC). EXTAL PLL PLLE=1 PLLE=0 Fosc ED3-ED0 CLKO ÷ 2 internal phase PH0 at Fosc CS1-CS0 1000 pF GSM SXFC VCCS XFC 0.01 µF GNDS 0.1 µF 100 K Ω ÷ 1 to ÷ 16 ÷ 6.5 CODEC VCO LF PFD YD3-YD0 ÷ 1 to ÷ 16 10 nF ÷ 4 Clock Operation Timing PLL Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |