LAN9115 datasheet(13/114 Pages) MICROCHIP

13 / 114 page

 2005-2016 Microchip Technology Inc.

DS00002269A-page 13

LAN9115

Note 2-1

Please refer to the Microchip application note AN 12.5 titled “Designing with the LAN9118 - Getting

Started”. It is also important to note that this application note applies to the whole Microchip LAN9118

family of Ethernet controllers. However, subtle differences may apply.

1,66

Core Ground

GND_CORE

Ground for internal digital logic

PLL Power

VDD_PLL

1.8V Power from the internal PLL

regulator. This external pin must be

connected to a 10uF 0.1-Ohm ESR

capacitor, in parallel with a 0.01uF

capacitor to Ground. This pin must not

be used to supply power to other

external devices. See Note 2-1

PLL Ground

VSS_PLL

GND for the PLL

Reference Power

VDD_REF

Connected to 3.3v power and used as

the reference voltage for the internal

PLL

Reference Ground

VSS_REF

Ground for internal PLL reference

voltage

TABLE 2-6:

MII INTERFACE SIGNALS

Pin No.

Name

Symbol

Buffer

Type

# Pins

Description

Transmit Clock:

TX_CLK

I (PD)

Transmit Clock: 25MHz in 100Base-

TX mode. 2.5MHz in 10Base-T mode.

36, 37,

38, 39

Transmit Data [3:0]

TXD[3:0]

O8 (PD)

Transmit Data 3-0: Data bits that are

accepted by the PHY for transmission.

When the internal PHY is selected,

these signals are driven low (0).

Transmit Enable

TX_EN

O8 (PD)

Transmit Enable: Indicates that valid

data is presented on the TXD[3:0]

signals, for transmission.

When the internal PHY is selected, this

signal is driven low (0).

Receive Clock

RX_CLK

I (PD)

Receive Clock: 25MHz in 100Base-TX

mode. 2.5MHz in 10Base-T mode.

Receive Error

RX_ER

I (PD)

Receive Error: Asserted by the PHY

to indicate that an error was detected

somewhere in the frame presently

being transferred from the PHY.

Collision Detect:

COL/

I (PD)

MII Collision Detect: Asserted by the

PHY to indicate detection of collision

condition.

24, 23,

22, 75

Receive Data[3:0]

RXD[3:0]

I (PD)

Receive Data 3-0: Data bits that are

sent from the PHY to the Ethernet

MAC.

Carrier Sense

CRS

I (PD)

Carrier Sense: Indicates detection of

carrier.

Receive Data Valid:

RX_DV

I (PD)

Receive Data Valid: Indicates that

recovered and decoded data nibbles

are being presented by the PHY on

RXD[3:0].

TABLE 2-5:

SYSTEM AND POWER SIGNALS (CONTINUED)

Pin No.

Name

Symbol

Buffer

Type

# Pins

Description

LAN9115 датащи(PDF) 13 Page - Microchip Technology

LAN9115 датащи(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL