LAN9115 datasheet(82/114 Pages) MICROCHIP

82 / 114 page

LAN9115

DS00002269A-page 82

 2005-2016 Microchip Technology Inc.

5.4.2

ADDRH—MAC ADDRESS HIGH REGISTER

The MAC Address High register contains the upper 16-bits of the physical address of the MAC. The contents of this

EEPROM is detected. The least significant byte of this register (bits [7:0]) is loaded from address 0x05 of the EEPROM.

The second byte (bits [15:8]) is loaded from address 0x06 of the EEPROM. Please refer to Section 4.6 for more infor-

mation on the EEPROM. Section 5.4.3 details the byte ordering of the ADDRL and ADDRH registers with respect to the

reception of the Ethernet physical address.

5.4.3

ADDRL—MAC ADDRESS LOW REGISTER

The MAC Address Low register contains the lower 32 bits of the physical address of the MAC. The contents of this reg-

ister are optionally loaded from the EEPROM at power-on through the EEPROM Controller if a programmed EEPROM

is detected. The least significant byte of this register (bits [7:0]) is loaded from address 0x01 of the EEPROM. The most

significant byte of this register is loaded from address 0x04 of the EEPROM. Please refer to Section 4.6 for more infor-

mation on the EEPROM.

Deferral Check (DFCHK). When set, enables the deferral check in the MAC. The MAC will abort the

transmission attempt if it has deferred for more than 24,288 bit times. Deferral starts when the

transmitter is ready to transmit, but is prevented from doing so because the CRS is active. Defer time

is not cumulative. If the transmitter defers for 10,000 bit times, then transmits, collides, backs off, and

then has to defer again after completion of back-off, the deferral timer resets to 0 and restarts. When

reset, the deferral check is disabled in the MAC and the MAC defers indefinitely.

Reserved

Transmitter enable (TXEN). When set, the MAC’s transmitter is enabled and it will transmit frames

from the buffer onto the cable.

When reset, the MAC’s transmitter is disabled and will not transmit any frames.

Receiver Enable (RXEN). When set (1), the MAC’s receiver is enabled and will receive frames from

the internal PHY.

When reset, the MAC’s receiver is disabled and will not receive any frames from the internal PHY.

1-0

Reserved

Offset:

Attribute:

R/W

Default Value:

0000FFFFh

Size:

32 bits

Bits

Description

31-16

Reserved

15-0

Physical Address [47:32]. This field contains the upper 16-bits (47:32) of the Physical Address of the

LAN9115 device. The content of this field is undefined until loaded from the EEPROM at power-on.

The host can update the contents of this field after the initialization process has completed.

Offset:

Attribute:

R/W

Default Value:

FFFFFFFFh

Size:

32 bits

Bits

Description

31-0

Physical Address [31:0]. This field contains the lower 32 bits (31:0) of the Physical Address of the

LAN9115 device. The content of this field is undefined until loaded from the EEPROM at power-on.

The host can update the contents of this field after the initialization process has completed.

Bits

Description

LAN9115 датащи(PDF) 82 Page - Microchip Technology

LAN9115 датащи(HTML) 82 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL