LAN9115 datasheet(49/114 Pages) MICROCHIP

номер детали	LAN9115

подробное описание детали	Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller

PDF	114 Pages

Scroll/Zoom	100%

производитель	MICROCHIP [Microchip Technology]

домашняя страница	http://www.microchip.com

Logo

49 / 114 page

 2005-2016 Microchip Technology Inc.

DS00002269A-page 49

LAN9115

Note 3-1

The LAN9115 host bus interface supports 16-bit bus transfers; internally, all data paths are 32-bits

wide. Figure 3-19 describes the host read ordering for pairs of atomic 16-bit transactions.

3.14.3

RX STATUS FORMAT

FIGURE 3-19:

RX PACKET FORMAT

Bits

Description

Reserved. This bit is reserved. Reads 0.

Filtering Fail. When set, this bit indicates that the associated frame failed the address recognizing

filtering.

29:16

Packet Length. The size, in bytes, of the corresponding received frame.

Error Status (ES). When set this bit indicates that the MIL has reported an error. This bit is the Internal

logical “or” of bits 11,7,6 and 1.

Reserved. These bits are reserved. Reads 0.

Broadcast Frame. When set, this bit indicates that the received frame has a Broadcast address.

Length Error (LE). When set, this bit indicates that the actual length does not match with the

length/type field of the received frame.

Runt Frame. When set, this bit indicates that frame was prematurely terminated before the collision

window (64 bytes). Runt frames are passed on to the host only if the Pass Bad Frames bit MAC_CR

Bit [16] is set.

Multicast Frame. When set, this bit indicates that the received frame has a Multicast address.

ofs + First Data DWORD

Last Data DWORD

Host Read

Order

1st

2nd

Last

Optional Pad DWORD0

Optional Pad DWORDn

Optional offset DWORD0

Optional offset DWORDn

LAN9115 датащи(PDF) 49 Page - Microchip Technology