поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN9115 датащи(PDF) 97 Page - Microchip Technology

номер детали LAN9115
подробное описание детали  Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9115 датащи(HTML) 97 Page - Microchip Technology

Back Button LAN9115 Datasheet HTML 93Page - Microchip Technology LAN9115 Datasheet HTML 94Page - Microchip Technology LAN9115 Datasheet HTML 95Page - Microchip Technology LAN9115 Datasheet HTML 96Page - Microchip Technology LAN9115 Datasheet HTML 97Page - Microchip Technology LAN9115 Datasheet HTML 98Page - Microchip Technology LAN9115 Datasheet HTML 99Page - Microchip Technology LAN9115 Datasheet HTML 100Page - Microchip Technology LAN9115 Datasheet HTML 101Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002269A-page 97
LAN9115
6.2
PIO Reads
PIO reads can be used to access CSRs or RX Data and RX/TX status FIFOs. In this mode, counters in the CSRs are
latched at the beginning of the read cycle. Read data is valid as indicated in the timing diagram. PIO reads can be per-
formed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between
cycles for the period specified.
Note:
Some registers have restrictions on the timing of back-to-back, write-read and read-read cycles.
FIGURE 6-1:
LAN9115 PIO READ CYCLE TIMING
Note:
The “Data Bus” width is 16 bits.
TABLE 6-3:
PIO READ TIMING
Symbol
Description
MIN
TYP
MAX
Units
tcycle
Read Cycle Time
165
ns
tcsl
nCS, nRD Assertion Time
32
ns
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tasu
Address Setup to nCS, nRD Valid
0
ns
tah
Address Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
A PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS
and nRD are deasserted. They may be asserted and deasserted in any order.
Data Bus
nCS, nRD
A[7:1]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com