LAN89218 datasheet(75/148 Pages) MICROCHIP

75 / 148 page

 2008-2015 Microchip Technology Inc.

DS60001255B-page 75

LAN89218

5.3.2

IRQ_CFG—INTERRUPT CONFIGURATION REGISTER

This register configures and indicates the state of the IRQ signal.

Offset:

54h

Size:

32 bits

Bits

Description

Type

Default

31:24

Interrupt Deassertion Interval (INT_DEAS). This field determines the

Interrupt Request Deassertion Interval in multiples of 10 µs.

Setting this field to zero causes the device to disable the INT_DEAS Inter-

val, reset the interval counter, and issue any pending interrupts. If a new,

non-zero value is written to this field, any subsequent interrupts will obey

the new setting.

Note:

This field does not apply to the PME interrupt.

R/W

23:15

Reserved

Interrupt Deassertion Interval Clear (INT_DEAS_CLR). Writing a one to

this register clears the de-assertion counter in the IRQ Controller, thus

causing a new de-assertion interval to begin (regardless of whether or not

the IRQ Controller is currently in an active de-assertion interval).

Interrupt Deassertion Status (INT_DEAS_STS). When set, this bit indi-

cates that interrupts are currently in a deassertion interval, and will not be

delivered to the IRQ pin. When this bit is clear, interrupts are not currently

in a deassertion interval, and will be delivered to the IRQ pin.

Master Interrupt (IRQ_INT). This read-only bit indicates the state of the

internal IRQ line, regardless of the setting of the IRQ_EN bit, or the state of

the interrupt de-assertion function. When this bit is high, one of the

enabled interrupts is currently active.

11:9

Reserved

IRQ Enable (IRQ_EN) – This bit controls the final interrupt output to the

IRQ pin. When clear, the IRQ output is disabled and permanently deas-

serted. This bit has no effect on any internal interrupt status bits.

R/W

7:5

Reserved

IRQ Polarity (IRQ_POL) – When cleared, enables the IRQ line to function

as an active low output. When set, the IRQ output is active high. When

IRQ is configured as an open-drain output this field is ignored, and the

interrupt output is always active low.

R/W NASR

3:1

Reserved

IRQ Buffer Type (IRQ_TYPE) – When cleared, enables IRQ to function as

an open-drain buffer for use in a Wired-Or Interrupt configuration.

When set, the IRQ output is a Push-Pull driver. When configured as an

open-drain output the IRQ_POL field is ignored, and the interrupt output is

always active low.

R/W NASR

LAN89218 датащи(PDF) 75 Page - Microchip Technology

LAN89218 датащи(HTML) 75 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL