SST49LF080A datasheet(17/50 Pages) MICROCHIP

17 / 50 page

DS20005086B

11/14

8 Mbit LPC Flash

SST49LF080A

Data Sheet

Parallel Programming Mode

Device Operation

Commands are used to initiate the memory operation functions of the device. The data portion of the

software command sequence is latched on the rising edge of WE#. During the software command

sequence the row address is latched on the falling edge of R/C# and the column address is latched on

the rising edge of R/C#.

Reset

Driving the RST# low will initiate a hardware reset of the SST49LF080A. See Table 25 for Reset timing

parameters and Figure 17 for Reset timing diagram.

Read

The Read operation of the SST49LF080A device is controlled by OE#. OE# is the output control and is

used to gate data from the output pins. Refer to the Read cycle timing diagram, Figure 18, for further

details.

Byte-Program Operation

The SST49LF080A device is programmed on a byte-by-byte basis. Before programming, one must

ensure that the sector in which the byte is programmed is fully erased. The Byte-Program operation is

initiated by executing a four-byte command load sequence for Software Data Protection with address

(BA) and data in the last byte sequence. During the Byte-Program operation, the row address (A10-A0)

is latched on the falling edge of R/C# and the column address (A21-A11) is latched on the rising edge of

R/C#. The data bus is latched on the rising edge of WE#. The Program operation, once initiated, will

be completed, within 20 µs. See Figure 22 for Program operation timing diagram and Figure 34 for its

flowchart. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During

the internal Program operation, the host is free to perform additional tasks. Any commands written dur-

ing the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The

sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated

by executing a six-byte command load sequence for Software Data Protection with Sector-Erase com-

mand (30H) and sector address (SA) in the last bus cycle. The internal Erase operation begins after

the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit

methods. See Figure 23 for Sector-Erase timing waveforms. Any commands written during the Sector-

Erase operation will be ignored.

Block-Erase Operation

The Block-Erase Operation allows the system to erase the device in 64 KByte uniform block size for

the SST49LF080A. The Block-Erase operation is initiated by executing a six-byte command load

sequence for Software Data Protection with Block-Erase command (50H) and block address. The

internal Block-Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined

using either Data# Polling or Toggle Bit methods. See Figure 24 for Block-Erase timing waveforms. Any

commands written during the Block-Erase operation will be ignored.

SST49LF080A датащи(PDF) 17 Page - Microchip Technology

SST49LF080A датащи(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

датащи скачать

ссылки URL