 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
SST49LF080A датащи(PDF) 25 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST49LF080A датащи(HTML) 25 Page - Microchip Technology |
|
|
25 / 50 page  ©2014 Silicon Storage Technology, Inc. DS20005086B 11/14 25 8 Mbit LPC Flash SST49LF080A Data Sheet Figure 11:Block-Erase Command Sequence (LPC Mode) 1235 F10.0 LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1010b 0101b 1010b Tri-State TAR Load Address YYYY 5555H in 8 Clocks Write the 1st command to the device in LPC mode. Address1 1 Clock 1 Clock 1st Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data AAH in 2 Clocks 1111b 0000b LCLK LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 1010b 1010b 1010b 0101b 0010b 0101b Tri-State TAR Load Address YYYY 2AAAH in 8 Clocks Write the 2nd command to the device in LPC mode. Address1 1 Clock 1 Clock 2nd Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data 55H in 2 Clocks 1111b 0000b LCLK LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1000b 0101b 0000b Tri-State TAR Load Address YYYY 5555H in 8 Clocks Write the 3rd command to the device in LPC mode. Address1 1 Clock 1 Clock 3rd Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data 80H in 2 Clocks 1111b 0000b LCLK LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 0101b 0101b 0101b 1010b 0101b 1010b Tri-State TAR Load Address YYYY 5555H in 8 Clocks Write the 4th command to the device in LPC mode. Address1 1 Clock 1 Clock 4th Start Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data AAH in 2 Clocks 1111b 0000b LCLK LFRAME# LAD[3:0] 0000b 011Xb A[23:20] A[19:16] 1010b 1010b 1010b 0101b 0010b 0101b A[19:16] XXXXb XXXXb XXXXb 0101b BAX 0000b Tri-State TAR Load Address YYYY 2AAAH in 8 Clocks Load Block Address in 8 Clocks Write the 5th command to the device in LPC mode. Address1 1 Clock 1 Clock 5th Memory Write Cycle TAR Sync Data Start next Command 1 Clock 1 Clock 2 Clocks Load Data 55H in 2 Clocks Load Data “50” in 2 Clocks 1111b 0000b LCLK LFRAME# LAD[3:0] 0000b 011Xb A[23:20] Tri-State TAR Write the 6th command (target sector to be erased) to the device in LPC mode. BAX = Block Address Address1 1 Clock 1 Clock 6th Start Memory Write Cycle TAR Sync Data Internal erase start Internal erase start 1 Clock 2 Clocks 1111b 0000b CE# CE# CE# CE# CE# LCLK CE# A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] A[31:28] A[27:24] Note: 1. Address must be within memory address range specified in Table 4. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
